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Resume
De nos jours, les appareils portatifs sont utilises dans plusieurs applications. Ils utilisent en
general une batterie qui doit e^tre remplacee ou rechargee regulierement. Dans le cas d'appli-
cations biomedicales, la duree de vie de la batterie est un parametre critique. Pour un appareil
implantable, une longue duree de vie est un objectif primordial. Cet objectif est generalement
atteint en reduisant la consommation de puissance des circuits constituant l'implant. Parmi
les diverses techniques existantes qui permettent la reduction de la consommation en puis-
sance des circuits CMOS, on retrouve la technique d'ajustement dynamique de la tension
(dynamic voltage scaling - DVS). En reduisant la tension d'alimentation, la consommation
totale des circuits peut e^tre diminuee. Cependant cette technique ne peut e^tre implementee
sans faire appel a des circuit dedies a une gestion intelligente de l'energie. Dans ce contexte,
l'utilisation de convertisseurs de tension DC-DC devient necessaire pour economiser la charge
de la batterie. Mais pour garantir une reduction eective de la consommation globale, des
convertisseurs DC-DC de haute ecacite doivent e^tre utilises. A cette contrainte se rajoute
la miniaturisation en utilisant des circuits hautement integres pour les applications telles
que les implants biomedicaux. Le de reside dans la conception d'un convertisseur DC-DC
totalement integre tout en assurant une haute ecacite sur une grande plage de tension de
sortie. De plus, les appareils tels que les implants electroniques fonctionnet souvent en mode
de veille pour reduire la consommation, entrainant ainsi des variations consequentes de la
charge du convertisseur DC-DC. Ceci rajoute un de supplementaire pour le maintient d'une
haute ecacite de la conversion DC-DC a faible charge.
Dans ce memoire, nous presentons la conception detaillee d'un convertisseur DC-DC haute-
ment ecace et totalement integre dans une technologie CMOS a faible tension. Nous pro-
posons une implementation originale et totalement integree d'un convertisseur DC-DC a ca-
pacites commutes (switched capacitor - SC) operant avec un contro^le asynchrone. L'ecacite
du convertisseur est maintenue elevee en ajustant sa topologie et sa frequence d'operation
selon la charge. Le convertisseur SC DC-DC propose utilise trois topologies distinctes pour
realiser trois taux de conversion dierents. Ainsi, le convertisseur maintient une haute e-
cacite a dierents niveaux de tensions de sortie. De plus, an de reduire les pertes d'energie,
le contro^le asynchrone adapte la frequence d'operation aux diverses conditions de charge.
Ce contro^le est egalement capable d'adapter la taille des interrupteurs du convertisseur SC
DC-DC pour ameliorer encore plus l'ecacite de la conversion. Les resultats experimentaux
de ce travail conrment la theorie et les simulations conduites lors de la conception. Une puce
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de 1:5  1:5mm2 contenant le convertisseur propose a ete fabrique en utilisant la technolo-
gie IBM CMOS 0:13m. Le convertisseur est capable d'atteindre une ecacite maximale de
80% en fournissant une tension de sortie entre 0:3V et 1:1V a partir d'une entree a 1:2V .
Le convertisseur utilise un ensemble de condensateurs integre dont la capacite totale est de
350pF pour fournir une puissance de sortie maximale de 230W , ciblant ainsi de nombreuses
applications a tres faible puissance.
viii
Abstract
Today, battery-powered portable devices are used in many applications. In applications
like biomedical implants, the battery life is a major concern. Since replacing the battery of an
implant needs a surgical procedure, a long battery life is a goal that all implants try to achieve.
This is normally done by reducing the power dissipation in the implant's circuitry. One of
the various techniques that exist for reducing the power consumption in CMOS circuitry is
the dynamic voltage scaling (DVS) technique. By reducing the supply voltage, the overall
power consumption of the circuits can be decreased. This technique cannot be implemented
without power management blocks. The use of DC-DC converters becomes a must to save
battery power. The overall power reduction can be improved by introducing high eciency
DC-DC converters. Moreover, to provide patients with the most comfort, small integrated
circuits should be used in applications such as biomedical implants.
The challenging aspect of designing integrated DC-DC converters is keeping the eciency
high while providing an adjustable output voltage. Additionally, devices such as electronic
implants go in and out of stand-by mode to reduce power consumption. From the perspective
of the DC-DC converter, the output load power is varying according to the mode of operation
of the implant. This adds another challenge of sustaining the DC-DC conversion eciency
high under various loading conditions. At very light loads, preserving a high conversion
eciency is a challenge.
In this master thesis, a detailed design of a high-eciency low-voltage fully integrated DC-
DC converter is presented. A unique structure of a fully integrated switched-capacitor (SC)
DC-DC converter with asynchronous control is proposed. The eciency of the converter is
maintained high by adjusting the converter topology and operating frequency according to
the loading conditions. The proposed SC DC-DC converter uses three dierent topologies to
achieve three dierent conversion ratios. By doing so, the converter maintains high conversion
eciency at various output voltage levels. Also, an adaptive operating frequency is used by
the asynchronous control to reduce eciency losses at various loading conditions. Moreover,
the applied control is able to change the size of the switches in the SC DC-DC converter
when needed. This leads to further enhancement in the overall conversion eciency. The
simulations and experimental results of this work supported the theories of the design. The
converter was fabricated on a 1:5  1:5mm2 chip using IBM CMOS 0:13m technology.
Operating with an input voltage of 1:2V , the proposed DC-DC converter is able to provide
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output voltages between 1:1V and 0:3V with a maximum eciency of 80%. This design is
aimed at ultra-low-power applications. It uses a total of 350pF on-chip capacitors to support
a maximum output power of 230W .
xCondense en francais
1. Introduction
Au cours de la derniere decennie, la demande d'appareils portatifs a connu une augmenta-
tion constante. Gra^ce a la miniaturisation, aux multiples fonctionnalites et a la possibilite de
les alimenter par batterie uniquement, ces appareils ont trouve leur place dans de nombreuses
applications y compris les implants biomedicaux. Dans de tels systemes, la duree de vie de
la batterie est un facteur crucial [35]. Il est donc necessaire d'augmenter la duree de vie de
la batterie et cela passe par la reduction autant que possible de la dissipation de puissance
des composants electroniques.
L'ajustement dynamique de la tension (DVS) constitue la principale technique utilisee
pour reduire la consommation d'energie des circuits CMOS [47]. Celle-ci exploite le fait
que la consommation d'energie est reliee de maniere quadratique a la tension d'alimentation
(equation 1.1). Pour tirer avantage de la technique DVS, des convertisseurs DC-DC abaisseurs
de tension qui peuvent fournir des sorties variables sont requis [10, 19, 26, 29, 30, 40]. De plus,
il a ete demontre que la technique DVS utilisee dans un systeme asynchrone peut reduire
encore plus la consommation de puissance des circuits utilises [24].
L'objectif de ce travail est de concevoir un convertisseur DC-DC hautement ecace, totale-
ment integre et dedie aux implants biomedicaux. Le type de convertisseur DC-DC propose
est a capacites commutees (switched capacitor- SC) avec un taux de conversion variable.
Ce type de convertisseurs convient aux implants biomedicaux car il est ecace et peut e^tre
completement integre sur puce [29, 43]. Pour e^tre capable d'appliquer la technique DVS, le
convertisseur SC DC-DC doit varier la tension de sortie. Cependant, l'ecacite de conver-
sion maximale que le convertisseur SC DC-DC puisse fournir depend de la tension de sortie
(equation 2.5). Heureusement, ce probleme peut e^tre resolu en ajustant le taux de conver-
sion du SC DC-DC en fonction de la tension de sortie requise. Il existe dierents types de
pertes d'energie qui contribuent a la reduction de l'ecacite (equation 2.8). L'une des princi-
pales pertes d'energie est due aux commutations (Esw). Ces pertes dependent de la frequence
de commutation. An de reduire ces pertes, le convertisseur SC DC-DC devrait commuter
seulement quand c'est necessaire. Or, un convertisseur SC DC-DC depend en general d'une
frequence d'horloge constante. La puissance de sortie, l'ecacite de la conversion ainsi que
le choix de la taille des condensateurs et des commutateurs au moment de la conception
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dependent de la frequence de cette horloge.
La recherche d'une frequence d'operation optimale qui maximiserait l'ecacite par rapport
a la taille des condensateurs et des commutateurs peut e^tre laborieuse. Ceci devient encore
plus complexe quand le convertisseur SC utilise dierentes topologies a dierentes tensions
de sortie. La conception presentee ici utilise un contro^leur totalement asynchrone qui varie la
frequence selon la topologie utilisee et selon le courant requis par la charge du convertisseur
DC-DC. Le contro^leur reduit la commutation au minimum necessaire et reduit ainsi les pertes
de puissance associees a la commutation. De plus, an de pouvoir operer sur une large plage de
tension de sortie tout en maintenant une bonne ecacite, le convertisseur SC DC-DC propose
bascule entre trois dierentes topologies permettant les taux de conversions suivants : 1,2
3
et
1
3
.
2. Conception du convertisseur SC DC-DC propose
2.1 Vue d'ensemble de la structure proposee
Un apercu complet de la structure proposee est illustre a la Fig. 3.1. Le reseau du conver-
tisseur (SC DC-DC converters network) a la possibilite de changer sa topologie en fonction
des signaux numeriques T1 et T2. Les taux de conversion qui peuvent e^tre realises par les
topologies possibles sont 1, 2
3
et 1
3
. La quatrieme combinaison de T1 et T2 desactive le conver-
tisseur. La boucle de retroaction est constituee d'un comparateur a deux tensions de seuil,
d'un contro^leur asynchrone (Asynchronous Controller), d'un detecteur de mode (Mode De-
tector) et d'un selecteur de mode (Mode Selector). Le comparateur genere deux signaux
numeriques, VA et VB. VA est le resultat de la comparaison entre Vout et Vaim, alors que VB
est genere par un seuil inferieur a Vaim de pres de 0.1V. La combinaison de VA et de VB cree
trois valeurs d'entree possibles utilisees par le contro^leur asynchrone.
Le contro^leur asynchrone propose genere trois signaux dont les largeurs d'impulsion et les
frequences sont ajustees en fonction de la charge. Ces signaux de commande sont transmis
au reseau du convertisseur SC DC-DC par l'intermediaire du selecteur de mode, qui choisit
entre deux modes d'operation : soit le mode asynchrone (Asynchronous Drive Mode) qui
est le principal mode de fonctionnement, soit le mode synchrone (Synchronous Drive Mode)
qui est un mode de repli disponible lorsque la charge depasse la valeur attendue. En mode
asynchrone, les signaux du contro^leur sont transmis au reseau du convertisseurs SC DC-
DC, tandis que dans le mode synchrone, les signaux sont transmis a partir d'un generateur
d'horloge.
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Le selecteur de mode choisit un signal pour piloter le reseau du convertisseurs en se basant
sur le signal "Decision" issu du detecteur de mode. Pour des valeurs de charge regulieres,
le signal Decision est au niveau bas, ce qui desactive le generateur d'horloge et transmet
les signaux du contro^leur asynchrone vers le reseau du convertisseurs SC DC-DC. Quand
la charge de courant depasse la capacite nominale du reseau de convertisseurs, le signal
Decision passe au niveau haut et congure le convertisseur a un circuit synchrone en activant
une horloge a 4 MHz pour operer le convertisseur. La raison principale pour basculer vers
le mode synchrone est de maintenir l'ondulation de la tension de sortie faible dans le cas de
grands courants de charge. Ceci sera explique dans la section suivante.
Selon la taille des condensateurs et des commutateurs utilises ainsi que la topologie choisie,
il y a une limite de courant qui peut e^tre delivre a la charge. Le detecteur de mode est le
bloc qui detecte quand la limite de courant du reseau de convertisseurs est depassee. Le
processus de detection se fait par l'inspection du motif des signaux generes par le contro^leur
asynchrone. Une fois que le motif regulier change, le detecteur de mode envoie le signal
"Support" au reseau de convertisseurs. Ce signal active des commutateurs supplementaires
paralleles dans le convertisseur. Ce faisant, le convertisseur augmente la limite maximale du
courant de charge d'une certaine valeur. Si cela s'avere insusant pour alimenter la charge,
alors le detecteur passe le signal Decision au niveau haut mettant ainsi le convertisseur en
mode synchrone.
2.2 Strategie de contro^le asynchrone
Le reseau de convertisseurs dans la structure presentee precedemment est constitue d'un
commutateur direct et de deux convertisseurs SC DC-DC a topologie ajustable (Fig. 3.2). Le
commutateur direct est utilise pour initialiser la capacite de charge a la tension desiree, et les
convertisseurs SC DC-DC gardent Vout a cette valeur. Cette operation donne au convertisseur
non seulement un temps de montee rapide lors du basculement entre les topologies mais
egalement une conversion ecace en regime permanent. Chacun des convertisseurs SC DC-
DC est compose de trois condensateurs et de onze interrupteurs (Fig. 3.3). Selon les topologies
utilisees, les interrupteurs sont regles sur ON ou OFF, sous contro^le d'un signal ou de son
complement (voir le tableau 4.3). L'arrangement illustre dans la Fig. 3.3 peut connecter les
condensateurs dans quatre dierentes combinaisons serie-parallele qui permettent trois taux
de conversion possibles (1, 2
3
et 1
3
).
Le contro^leur asynchrone est en realite une machine a etats asynchrone. Pour piloter le
reseau de convertisseurs SC DC-DC de maniere asynchrone, le contro^leur attend certains
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evenements qui sont declenches par la tension de sortie. Ces evenements sont detectes par le
comparateur qui compare Vout a deux seuils VAref et VBref . Dans le circuit propose, VAref
= Vaim, VBref = Vaim   0:1V et Vaim est la tension de sortie desiree. De ces deux seuils, VA
et VB sont generes par le comparateur. Le diagramme d'etats qui denit la generation des
signaux de contro^le S0, S1 et S2 par rapport a VA et VB est montre dans la Fig. 3.6. Le circuit
complet du contro^leur asynchrone est donne sur la Fig. 4.2.
Lorsque le circuit demarre pour la premiere fois, le contro^leur detecte que Vout est inferieur
aux deux seuils puis fournit les signaux de commande de maniere a ce que la capacite de
charge ainsi que les deux convertisseurs SC commencent a se charger. Aussito^t que la tension
de sortie depasse VAref , le contro^leur desactive le commutateur direct. La dierence entre la
constante de temps du mecanisme de charge RC et le retard dans la boucle de retroaction
entraine des depassements de tension de sortie. Ensuite, le contro^leur va attendre que la
tension de sortie descende en dessous de VAref pour connecter l'un des convertisseurs SC a
la charge. Dans des conditions normales de charge, la charge stockee par le convertisseur va
relever la tension au dela de VAref . Le convertisseur connecte fournira la tension de sortie
necessaire jusqu'a ce que toutes les charges disponibles soient consommees. Lorsque la tension
de sortie redescend en dessous de VAref , le contro^leur connecte la sortie a l'autre convertisseur
SC pendant que le precedent se recharge. A partir de la, le contro^leur continuera d'alterner
les deux convertisseurs pour alimenter la charge. La Fig. 3.5(a) montre un chronogramme
qui resume cette operation de contro^le en fonction de la tension de sortie.
Quand la charge devient superieure a la valeur attendue, le convertisseur SC DC-DC ne sera
pas en mesure d'elever Vout au dessus de VAref avant que la charge stockee soit consommee.
La tension Vout commencera alors a baisser jusqu'a ce qu'elle atteigne VBref (Fig. 3.5(b)). A
ce moment la, le contro^leur asynchrone activera l'interrupteur direct pour elever la tension
de sortie. Cela remettra a zero l'operation du contro^leur et ce dernier essayera de soutenir la
charge de nouveau avec les convertisseurs. Si la charge reste elevee pendant un certain temps,
le detecteur de mode activera des interrupteurs de sortie additionnels. Dans le cas ou cela
ne resoud pas le probleme, le detecteur de mode decidera de passer au mode synchrone pour
parvenir a une meilleure regulation.
2.3 Detecteur de Mode et Selecteur de Mode
Le bloc qui est charge de determiner si les convertisseurs SC sont en mesure de supporter
la charge ou pas, est le detecteur de mode. Il peut indirectement determiner si le courant
de charge depasse les capacites des convertisseurs SC en inspectant le motif du signal de
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commande genere par le contro^leur asynchrone. Comme vu precedemment sur la Fig. 3.5(b),
le motif des signaux de commande S0, S1 et S2 change quand le convertisseur SC ne peut
pas supporter la charge.
Le detecteur de mode illustre sur la Fig. 3.7 est concu pour detecter ce motif. Initialement,
le detecteur de mode est remis a zero. Cela implique que toutes les bascules du circuit sont
remise a zero et les signaux Support et Decision sont au niveau bas. Quand le detecteur de
mode est active, il desactivera tous les transistors de remise a zero et activera M2, M7, M11
et M16. Le motif normal debutera avec le passage a '1' de S1 alors que S0 et S2 sont a '0'. S1
activera le transistorM3 qui tire le courant de cette branche et bascule l'etat de Latch1 pour
appliquer nalement un niveau haut sur la grille de M9.
Maintenant M9 est active et il y a deux scenarios possibles : soit S2 passe a '1' alors que
S1 passe a '0' (cas normal), soit S0 passe a '1' et S1 passe a '0' (si le courant de charge a
depasse la limite). Dans le premier cas, M5 sera active et remettra Latch1 a son etat initial
qui desactive M9. Alors que S1 et S2 s'alternent, Latch1 continuera a changer d'etat et le
signal Support restera bas. Dans le second cas, M8 sera active et basculera l'etat de Latch2,
passant le noeud X1 au niveau haut. Pour eviter des erreurs dans le processus de detection,
les portes NAND couplees par croisement garantiront que S1 a completement atteint zero
avant de changer le signal Support a '1'.
Une fois que le signal Support est haut, des commutateurs supplementaires dans les conver-
tisseurs sont actives pour supporter le courant de charge elevee. Si cela n'etait pas susant
pour supporter la charge, le motif des signaux de commande sera repete. Le bloc B dans le
detecteur de mode detectera la repetition du motif et delivrera le signal Decision. Lorsque
le signal Decision est haut, le selecteur de mode va basculer vers le mode synchrone. Fig.
4.4 montre le circuit du selecteur de mode. La transition entre les deux modes d'operation
ainsi que les signaux de commande du contro^leur asynchrone et du detecteur de mode sont
montres dans la Fig. 4.7.
2.4 Comparateur a double seuils
Le comparateur qui a ete utilise pour ce convertisseur est montre sur la Fig. 4.5. Pour
reduir la consommation d'energie et la surface de silicium, nous avons concu un compara-
teur a deux seuils pluto^t que d'utiliser deux comparateurs. Ce comparateur est base sur un
amplicateur operationnel a transconductance (OTA) et des miroirs de courant. Ceci a ete
inspire du travail accompli par [16].
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Le comparateur fonctionne comme suit. M8 est utilise pour polariser le comparateur. La
paire dierentielle M6-M7 permettra de comparer la tension de sortie Vout du convertisseur
DC-DC avec Vref qui est la tension desiree. Le resultat de la comparaison resultera en un
courant dans l'une des branches de la paire dierentielle. Le courant est ensuite achemine a
M2 et M10. La dierence entre les courants de drains de M2 et M10 va tirer V

A soit vers Vdd
(1:2V ) soit vers la masse. Les transistors M2 et M10 sont de dimensions telles que V

A = 0:6
lorsque Vout = Vaim. En changeant la taille des transistors de sortie, le seuil peut e^tre deplace.
M1 et M9 sont dimensionnes de sorte que V

B est genere a un seuil inferieur a V

A de 60mV .
Pour generer VA et VB qui declenchent le contro^leur asynchrone, V

A et V

B sont amplies par
des inverseurs.
La Fig. 4.6 presente les resultats des analyses de simulation DC du comparateur montre
sur la Fig. 4.5. Le balayage est fait avec Vbias = 0:2V et Vaim = 0:6V . Les resultats sur
la Fig. 4.6(a) montrent la generation de V A et V

B. Le seuil superieur peut e^tre mesure a
599:2mV alors que le seuil inferieur est de 541:1mV . Quant a la consommation de puissance,
ce comparateur ne consomme que 2:4W au maximum qui se produit lorsque Vout = Vaim.
Fig. 4.6(b) montre le courant dans chaque branche du comparateur, ainsi que le courant total
consomme.
3. Resultats
La conception presentee dans ce memoire a ete implementee dans l'environnement Ca-
dence avec la technologie CMOS 0:13m de IBM. La structure complete, excepte le generateur
d'horloge, a ete integree et une puce a ete fabriquee. Fig. 3.8 montre une vue microscopique
de la puce resultante. La supercie totale incluant les pads est de 2:225mm2 mais seulement
0:52mm2 de cette supercie est eectivement occupee par les circuit actifs. Celle-ci utilise des
capacites integres MIM de 150pF pour chaque convertisseur, plus 50pF pour le condensateur
de sortie. Le courant maximum qui peut e^tre fourni est de 240A. Ceci peut e^tre facilement
augmente en augmentant la taille des condensateurs utilises. Le convertisseur fonctionne sur
une alimentation de 1:2V et peut fournir des tensions de sortie de 300mV a 1:1V .
Les Fig. 3.9 et 4.11 montrent la regulation de la tension de sortie a des valeurs dierentes.
D'autre part, Fig. 3.10 et 4.8-4.10 montrent l'ecacite du convertisseur sous dierentes
topologies, dierents courants de charge et dierentes tensions de sortie. Dans les dernieres
gures, l'ecacite a ete separee en trois courbes nous permettant de voir la contribution
des pertes liees aux composants parasites, celles dues a la commutation et a la conduction.
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Les courbes d'ecacite presentee sont denies dans les equations (3.3-3.5). De plus, dans ces
gures les courbes d'ecacite avec et sans les pertes de commutation sont presque paralleles,
impliquant que celles-ci diminuent quand le courant de charge est reduit. En outre, a faible
charge, les pertes dans les composants parasites et les fuites de courant reduisent l'ecacite
de maniere drastique. Enn, la comparaison avec les recents travaux eectues sur les con-
vertisseurs SC DC-DC montre que nous avons reussi a obtenir de bons resultats lorsque le
convertisseur est commande de maniere asynchrone (tableau 3.1).
4. Conclusion
L'importance de la duree de vie de la batterie pour les appareils portatifs et les implants
biomedicaux a conduit les chercheurs a developper de nouvelles methodes de reduction de
la consommation de puissance. L'ajustement dynamique de la tension (DVS) est l'une des
methodes les plus connues pour reduire la consommation de puissance des circuits CMOS.
Pour appliquer cette technique, des convertisseurs DC-DC a tension de sortie ajustable sont
utilises. A cette n, nous avons concu un convertisseur DC-DC qui serait approprie pour de
telles applications.
Dans ce memoire, nous avons concu et demontre un convertisseur SC DC-DC hautement ef-
cace et totalement integre dans une structure capable de supporter des systemes a tres faible
consommation d'energie gra^ce a une tension de sortie ajustable et un fonctionnement asyn-
chrone. Pour ce convertisseur, nous avons adopte une strategie asynchrone pour minimiser
les pertes d'energie dues a la commutation et les pertes dynamiques des circuits logiques en
adaptant la frequence d'operation aux conditions de charge. En se basant sur la strategie
proposee de commande asynchrone, un processus de detection intelligent a ete developpe
pour ajuster la taille des interrupteurs utilises selon la puissance de sortie. En outre, un
mode de repli synchrone a ete incorpore pour rendre le convertisseur robuste en presence de
conditions de charge inattendues. Enn, les theories adoptees et les circuits concus ont ete
veries par des mesures experimentales. Les resultats obtenus s'averent competitifs avec les
travaux recents dans ce domaine.
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1Chapter 1
Introduction
1.1 Motivation
Modern technologies have enabled engineers to integrate devices with various function-
alities into silicon chips that are very compact. Nowadays these devices are part of our
daily life. Among the key contributers to our luxurious life style are portable devices. They
have aected our life style in many ways. With recent incorporation of portable devices in
medicine, the way we think about treatment of patients has expanded. Biomedical implants
have oered solutions to numerous medical problems [15].
In biomedical implants, the size of the device and the battery life-time are of great impor-
tance. Since a lot of the implants tackle chronicle or permanent health issues, the implants
should be as convenient as possible for the patients to live with. That is to say, smaller and
lighter implantable devices are more convenient for patients. The size of implants is reduced
by integrating what can be integrated of the circuitry into a single chip. While, the prolonga-
tion of the battery life is done by minimizing the power consumption of the implant's circuits
as much as possible [13, 14, 33, 34] and nding other alternative power sources [9, 12, 28, 39].
Most electronic devices nowadays are designed using the CMOS technology. The power
consumption of CMOS circuits is given by [36]:
P = Pstatic + Pdynamic =
V 2DD
R
+ fCV 2DD (1.1)
where VDD is the power supply voltage, R is the equivalent resistance of the circuit between
the power supply and ground, f is the operating frequency and C is the capacitance between
the output of the circuit and ground. A very interesting fact can be seen in Eq. (1.1).
The power consumption of CMOS circuits is proportional to the square of the power supply
voltage. Hence, if we reduce VDD by a certain amount, we reduce the power consumption of
the circuit quadratically. What Eq. (1.1) does not tell us is that, reducing VDD might aect
other circuit performance measurements. For example in digital circuits, there is a trade-o
2between speed and VDD. Reducing VDD slows down the circuit. The other fact that can be
seen in Eq. (1.1) is that, the frequency of operation is directly proportional to the dynamic
power consumption. This implies that, reducing the frequency of operation of a system also
reduces its power consumption. On the other hand, lower operating frequencies leads to
slower systems.
Dynamic Voltage Scaling (DVS) and Dynamic Frequency Scaling (DFS) are two techniques
that exploits the previously mentioned facts [25, 31, 47]. By adaptively adjusting the power
supply voltage to the conditions of operation of a system, we can minimize power consump-
tion. This is the basis of the DVS technique. Likewise in DFS, by adaptively adjusting the
operating frequency of a system, or operating completely asynchronously [24], according to
the workload of the system, the power consumption is minimized. These two techniques can
be very helpful with extending the battery life-time in biomedical implants.
To implement the DVS technique under battery powered devices, DC-DC converters are
used [10, 19, 22, 30, 40]. These converters are able to reproduce levels of DC voltages
dierent than the input voltage (battery voltage is this case). There are various types of
DC-DC converters that can be used to address the needs of the DVS technique, but since
we are also considering the size of the device, we have to try to propose and demonstrate a
DC-DC converter that is suitable for integration on-chip.
There are three main families of DC-DC converters: Resonant converters, Switched Capac-
itor (SC) converters and linear regulators [7]. The resonant DC-DC converter uses inductors
and capacitors to achieve conversion. They are proven to be top notch when it comes to
the conversion eciency. However, on-chip inductors are huge, have a low quality factor,
and can cause electromagnetic interference (EMI) problems [20, 44, 46]. On the other hand,
linear regulators are very easy to design and integrate, But their conversion eciency is con-
siderably lower than the Resonant converters, especially when the output voltage is much
lower than the input voltage [6, 17]. The last family of DC-DC converters is the SC DC-
DC converters. It was shown in literature that this family of converters can be implemented
completely on-chip while providing good conversion eciency levels [11, 26, 29, 40, 43]. From
this discussion we conclude that the most suitable family of DC-DC converters that adheres
to our initial requirements is the SC DC-DC converters.
31.2 Objectives and Challenges
The DC-DC converter that we are designing here should handle battery powered devices,
such as implants, that use DVS and/or DFS. Keeping that in mind, we will consider the
following goals:
{ In order to reduce the size and weight of portable device (implants), The DC-DC
converter should be completely integrated on chip.
{ Devices that operate with DVS requires from the DC-DC converter the ability to pro-
vide dierent levels of voltages from a single voltage source (in this case the battery). In
addition, the change between the dierent levels of output voltage should be achieved
as quick as possible.
{ To extend the battery life-time of the powered device, the DC-DC converter should
consume the lowest power possible. That implies that, the conversion eciency under
various operating conditions must be high.
{ As we will explain in the coming chapters, to maximize the eciency of a SC DC-DC
converter, the operating frequency of the converter should be adapted to the loading
conditions. A frequency control module should be implemented to take care of this
task.
{ To provide the best conversion eciency at dierent levels of output voltage, the SC
DC-DC converter has to adjust its switching topology. This fact will be elaborated in
later chapters.
{ Finally, since the circuits in battery powered implants are of low power nature, the
designed DC-DC converter must maximize the eciency around such values of power.
The list of goals that we just established faces various challenges. To fully integrate a SC
DC-DC converter we will need to use on-chip capacitors. The capacitance that the on-chip
capacitors provide is not as high as the capacitance of external capacitors. This has two
consequences on the performance of a SC DC-DC converter; the reduction of the maximum
output power that can be supplied by the SC DC-DC converter and the increase in the output
ripple. The latter can be reduced by using higher switching frequencies but that solution has
side-eects on other performance measurements concerning eciency and dynamic power
loss. This reduction in the maximum output power is not a main concern since we are
targeting low power applications.
Improving the response time of a SC DC-DC converter is yet another challenge. In SC
DC-DC converters, the response time depends on the sizes of the capacitors and switches
used as well as the frequency of operation and the output power. This means that, the
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Figure 1.1 The SC DC-DC converter performance measurements and their dependence on
the operating frequency, output power (output voltage and loading current) and sizes of the
components
response time is also tied to a bundle of other performance measurements. In fact, all the
other major performance measurements are dependent on the following parameters: the
frequency of operation, output power (output voltage and loading current) and the sizes of
the capacitors and switches. Note here that by "size of switches" we are referring to the
width (W) and length (L) of the CMOS switches, which determines the ON resistance and
the gate capacitance of the CMOS transistor.
Figure 1.1 illustrates which performance measurements depend on which parameters. This
complex relationship between the performance measurements makes the design process of the
SC DC-DC converter challenging. The frequency of operation and the size of components are
design parameters, while the output power is a parameter that is determined solely by the
load demand for power. Therefore, when trying to nd an optimum, the designer have about
three or more levels of sweeps. One sweep is done on the size of capacitors, and another
one or two sweeps are done for determining the size of switches (NMOS, PMOS). Finally the
frequency of operation is swept in a certain range to optimize the performance measurements.
Furthermore, if for any reason some elements of the design changed, the optimization process
might have to be redone.
The last challenge that faces this design is implementing an adaptive frequency control
method. The control should consume the least amount of power while maintaining a good
5level of conversion eciency for the SC DC-DC converter. In addition, a promising strategy
is to ensure that the control adapts automatically the frequency of operation to the operating
conditions of the SC DC-DC converter.
1.3 Contributions
In light of the goals that we have set and the challenges that have been mentioned, the
contributions of this thesis are as follows:
{ We have designed and implemented a new fully integrated asynchronous SC DC-DC
converter structure that is capable of supporting ultra-low-power systems, such as
biomedical implant circuitry, with an adjustable output voltage. This converter takes
advantage of variable conversion ratio and scalable operating frequency to enhance the
conversion eciency under dierent operating conditions. To ensure robustness of the
design, the SC DC-DC converter is equipped with a synchronous back-up mode that is
triggered when the loading power exceeds the maximum load current.
{ Moreover, in chapter 3 and 4 we developed an asynchronous controller capable of not
only automatically scaling the operating frequency but also scaling the size of the
switches used depending on the loading conditions. Both of these techniques help
reducing the power losses in the charge transfer switches in the converter, as well as
the dynamic power losses in the controller.
{ We have also constructed a smart limit detection scheme in the control to allow a
Mode Detector block to identify when the loading power exceeds the maximum output
power. As we will explain in the coming chapters, to control the switches' sizes, we
made use of the same smart detection scheme to allow the Mode Detector to turn ON
additional parallel switches when needed. We also designed the Mode Detector so that
it can be very easily expanded to support as many levels of additional parallel switches
as desired. This is done by simply repeating (cascading) a basic block in the Mode
Detector's circuitry.
1.4 Thesis Organization
This master's thesis is organized as follows. First, an introduction to fundamentals of
conversion mechanism and eciency in SC DC-DC converters as well as a literature review
is presented in chapter 2. Chapter 3 discusses the design of a low-power asynchronous step-
down DC-DC converter for implantable devices. Chapter 4 provides additional details and
results for the proposed SC DC-DC converter. A general discussion about the complete
6thesis is provided in chapter 5. Finally, the thesis is concluded and future improvements are
suggested in chapter 6
7Chapter 2
Basic Switched-Capacitor Converters
Principals And Literature Review
2.1 SC DC-DC Converters Fundamentals
A brief look on the fundamental operation of a SC DC-DC converter will help the reader
to better understand the topic discussed in this thesis. Terms such as: conversion ratio,
conversion eciency and drive signals are explained in this section. Moreover, some of the
recent work on step-down SC DC-DC converters are reviewed. But before proceeding, two
simple questions should be answered. What is a SC DC-DC converter? And how does it
convert one voltage value to another?
2.1.1 Conversion Mechanism and the Conversion Ratio
A switched-capacitor (SC) DC-DC converter (may also be known as a charge pump) is
a block that takes an input voltage (Vin) and outputs a dierent value of a voltage (Vout).
This block consists of a network of capacitors and switches, and operates in two phases or
more. If the output is higher in voltage than the input, the conversion is called a "step-up"
conversion. Vice versa, if the output voltage was lower than the input, the conversion is
called a "step-down" conversion. The type of conversion that we will be focusing on in this
thesis is the step-down conversion.
Most of the SC DC-DC converters operate in two phases: a charging phase and a discharg-
ing phase. The charging phase takes place when a group of capacitors in the network are
connected to the DC power source (input) to get charged, while the discharging phase starts
when this group of capacitors are connected to the load (output) to discharge. Since these
capacitors are responsible of transferring the charge from the input to the output, they are
sometimes known as the charge-transfer capacitors [29, 45]. Likewise, some authors refers
to them as the pumping capacitors because they "pump" the charge from the input to the
output[11, 40].
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Figure 2.1 An example of the operation of a SC series-parallel conguration in stepping
down an input voltage, (a) shows the complete network of capacitors and switches. 1 and
1 are the control signals for the switches (b) shows the equivalent circuit when the switches
controlled by 1 are ON, (b) shows the equivalent circuit when the switches controlled by
1 are ON.
There maybe several dierent congurations of connecting the capacitors in each of these
phases, and each conguration has its own characteristics. In this project, we adopted
the "Series-Parallel" conguration. Not only is this conguration simple, but also it oers
a better performance at lower switching frequencies [37]. The reason for pursuing lower
switching frequencies will be explained soon.
An example of a series-parallel step-down SC DC-DC converter is presented in Fig. 2.1.
Two capacitors and ve switches are connected in a network, and the switches are controlled
by two signals 1 and 1 (Fig. 2.1(a)). In the rst phase (charging phase), 1 turns ON
a set of switches which will connect the two capacitors in series (Fig. 2.1(b)). Since both
capacitors have the same value of capacitance C, each will be charged to Vin=2. Assuming of
9course that enough time was provided for the capacitors to be fully charged. In the second
phase, the switches connected to 1 turn OFF, while the ones connected to 1 turn ON. This
will connect both capacitors in parallel with the output load resulting in an output voltage
Vout = Vin=2. As current starts to ow in the load, the charge stored in the capacitors will
deplete and the output voltage will drop.
In the previous example, Vin was converted to Vin=2. If the load was not connected, the
output voltage would have remained at half the input. The ratio of the output voltage to
the input voltage, when no load is connected, is called the conversion ratio (M).
M =
VNL
Vin
(2.1)
Notice that, the output voltage (Vout) of a SC DC-DC converter with conversion ratio (M)
cannot exceed the output voltage at no load (VNL). For the last example, the conversion
ratio M = 1=2 and Vout can have a maximum value of VNL = Vin=2. Now that we explained
how the conversion is carried out in a series-parallel SC DC-DC converter, let us see what
eects the eciency in the conversion process.
2.1.2 Eciency of SC DC-DC converters
In general, the conversion eciency of any DC-DC converter can be dened as the per-
centage of energy delivered to the load (Eout) with respect to the energy taken from the
supply (Ein) [30]:
 =
Eout
Ein
 100% (2.2)
where,
Eout =
Z
T
Pout dt (2.3)
Ein =
Z
T
Pin dt (2.4)
From this denition, if we try to derive the eciency of the circuit in Fig. 2.1, we will nd
that:
lin =
1
M
Vout
Vin
 100% (2.5)
An interesting fact can be seen in Eq. (2.5). The conversion eciency does not depend on
the size of the capacitors nor on the resistance in the charging path. Rather, the eciency of
a SC DC-DC converter only depends on Vout, Vin and the conversion ratio M . This equation
is commonly known as the linear eciency (lin). It is considered as the maximum eciency
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that a SC DC-DC converter can achieve [21, 29]. The name "linear eciency" is given to
this term because the eciency drops linearly as Vout decreases. A detailed derivation of Eq.
(2.5) is provided in Appendix A. To maximize the eciency under dierent output voltages,
the conversion ratio M should be adjusted accordingly. Moreover, by substituting Eq. (2.1)
in Eq. (2.5), the linear eciency would be written as:
lin =
Vout
VNL
 100% (2.6)
This equation implies that the eciency of a SC DC-DC converter is maximum when Vout =
VNL. Note that Eq. (2.5) represents the eciency of transferring the charge (conduction)
between the input and output in a SC DC-DC converter. In Eq. (2.2), If Ein was redened
as the sum of the energy delivered to the load (Eout) and the energy wasted in the conversion
process (Eloss), the eciency in Eq. (2.2) can be rewritten as:
 =
Eout
Eout + Eloss
 100% (2.7)
Eloss is a combination of various kinds of loss mechanisms in a SC DC-DC converter. To
enhance the eciency of the converter, we should dene these losses. in [30], Ramadass et
Chandrakasan identied four dierent types of losses.
Conduction losses (Econd): The rst type of losses, Econd, is due to the power dissipated
in internal voltage drops in the SC network. This term is the intrinsic loss that occurs when
a capacitor charges from a battery (refer to Appendix A). It is the same loss that led to the
denition of the linear eciency in Eq. (2.5). It depends mainly on value of Vout, Vin and
the conversion ratioM . As discussed earlier, this loss is reduced by keeping Vout close to VNL
and using a SC DC-DC converter with variable conversion ratio.
Parasitic losses(Epar): The second term Epar, is the energy loss due to stray parasitic
capacitances in the circuitry. Some parasitic capacitances for example, would store certain
amount of energy from the source during the charging phase then discharge to ground during
the discharge phase. The nature of this loss makes it very hard to control. It can depend on
the technology, type of capacitors used and the conguration of the SC netwrok. In addition,
we can include current leakages in ESD protections circuitry (if any).
Switching losses(Esw): The third loss term Esw, is the energy used to operate the switches
in the network. Since the switches used normally in a SC DC-DC converter are MOS switches,
a certain amount voltage should be applied to the gates to turn them ON in one phase, and
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then the gates are discharged to ground in the next phase. This is very similar to way the
stray parasitic capacitance losses happen. One method to reduce these losses is by using
smaller switches. This however increases the ON resistance of the switches, which can aect
other performance measurements such as the maximum output voltage or current. A more
reasonable approach is to vary the switches' size according to the load current. Another
method of reducing this term is by reducing the switching frequency. Of course, since the
frequency also aects other performance measurements, it suggests that potential benets
could be derived from a design based on a variable frequency approach.
Control losses (Ectrl): Finally, Ectrl is the energy lost in the control circuitry. This term
is the main reason why most new converters operate with digital control circuitry, which can
be designed to have negligible static power consumption. The dynamic power consumption
however is still an issue. Because all the current digital control circuits depend on a constant
frequency clock, a certain amount of constant dynamic power loss exists. Traditionally, SC
DC-DC converters were designed as open-loop converters where a control circuit was not
needed. These kinds of losses may not be present in open-loop designs.
By combining all the losses that were mentioned above, the total conversion eciency of
the SC DC-DC converter becomes:
total =
Eout
Eout + Econd + Epar + Esw + Ectrl
 100% (2.8)
Note that in Eq. (2.8), if Eout decreases while the energy losses are constant, the e-
ciency decreases rapidly. To maintain the eciency high, the losses should also decrease as
Eout decreases. In other words, the energy losses should scale with the output current (load).
In this work we will design various techniques, such as complete asynchronous control and
automatic switch size scaling, to make sure the energy losses scale with the output load. Un-
fortunately, the energy losses cannot be reduced indenitely because there are some leakages
and static power losses in CMOS circuits that are not avoidable.
Finally, we should mention here that the eciency can be similarly dened using the
average power instead of the energy. Both denitions will lead to the same result, but to
be consistent with the analysis of the losses found in literature and the derivation of the
linear eciency presented in appendix A, the denition of the energy eciency will be used
throughtout this thesis.
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Figure 2.2 An example of a non-overlapping drive signals that should be used to avoid
overlapping drive signal currents.
2.1.3 Drive Signal Requirements
A drive signal is the signal that controls the MOS switches in the SC DC-DC converter.
Alternating between 0V and Vdd, these signals turn ON and OFF the switches to change the
connection of the capacitors in the charging and discharging phases. Typically, SC DC-DC
converters operate with a drive signal and its complement. The most important requirement
of these signals is to be non-overlapping. Fig. 2.2 shows an example of a SC DC-DC converter
and the patten of a drive signal (1) and its complement (1) that should be used to drive
it. If the drive signals overlap, currents may ow through undesired paths. The example in
Fig. 2.2 shows one of the possible undesired paths of current that could happen if 1 and
1 overlap. This path creates a connection between Vin and Vout leading to a current owing
directly form the input to the output, which reduces the conversion eciency signicantly
and aects the output voltage regulation.
2.2 SC DC-DC Converters Control Methods
There are various control methods that exist in the literature for SC DC-DC converters.
The main purpose of a control method is to regulate the output voltage at a desired level
under dierent loading conditions. In this section, we will take a brief look at the main control
methods for SC DC-DC converters, which are pulse width modulation (PWM) control and
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Figure 2.3 A simplied model of a SC DC-DC converter consisting of a dependent voltage
source and a series resistance.
pulse frequency modulation (PFM) control. Before we go into these closed loop control
methods, we will look at how an open loop SC DC-DC regulates the output voltage.
2.2.1 Open Loop Control
When operating a SC DC-DC converter in an open loop, the output voltage will depend
on the operating frequency (f) and the load value. To elaborate, we construct a simple
model of a SC DC-DC converter consisting of a dependent voltage source with a value of
M Vin in series with a resistance RS (Fig. 2.3). M in this model is the conversion ratio of
the converter. In Fig. 2.3, the SC DC-DC converter is loaded with a load resistance RL.
Since RS and RL are connected in series, they form a voltage divider. Thus, the output
voltage Vout depends on the values of RS and RL. For Vout to be equal to M Vin, RL should
have a very high impedance (No load) or RS has to equal zero Ohms. We will see in the
coming discussion that the latter is impossible. As RL decreases (the load increases) or as
RS increases, Vout start to decrease below M Vin.
The operating frequency (f) indirectly impacts Vout by aecting RS. In 2008, Seeman and
Sanders presented a detailed analysis of SC DC-DC converters [37]. One of the conclusions
of their work was the fact that in a SC DC-DC converter, RS decreases as the operating
frequency (f) increases. Once the operating frequency reaches a certain value (fc), RS
becomes constant (independent of f). The value of fc depends on the sizes of the capacitors
and switches used, as well as the topology of the SC DC-DC converter. At that frequency
the series resistance of the SC DC-DC converter is minimum (RS = RSC;min). Note that for
f < fc, the output voltage (Vout) is proportional to the operating frequency. This fact can
be exploited to design closed loop control methods for regulating the output voltage in SC
DC-DC converters.
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2.2.2 Pulse Width Modulation (PWM) Control
One of the main control methods for regulation the output voltage in SC DC-DC convert-
ers is the Pulse Width Modulation (PWM) Control. Rather than varying the drive signal
frequency to adjust the output voltage, the PWM uses a constant frequency drive signal
with a variable duty-cycle. The fundamental idea of PWM is to adjust the ratio between the
charging and discharging cycles, and thereby the amount of charge transfered from input to
output is controlled and the output voltage is regulated at a desired level.
Unlike inductor based converters, the change in the output voltage that can be obtained
from only controlling the duty-cycle in a SC DC-DC converter is limited. Hence, when the
load becomes high, it is necessary to increase the operating frequency to maintain the output
voltage at a constant level. This is the main disadvantage of using PWM control for this
type of converters. Furthermore, this control method requires more complicated circuits and
techniques than the PFM control method.
2.2.3 Pulse Frequency Modulation (PFM) Control
The Pulse Frequency Modulation (PFM) control method is a simple and eective way to
regulate the output voltage in SC DC-DC converters. The main idea of this control method
is to activate a driving signal (clock signal) when the output voltage is lower than the desired
level (a reference voltage) and then deactivate it when the voltage is higher.
A basic PFM control is constructed with three basic circuits: a clock generator, a logic
gate and a hysteresis comparator. The comparison between the output voltage and the
reference voltage is done by the hysteresis comparator. With the help of the logic gate, the
output signal from the comparator works as a mask for the clock signal allowing it to pass
to the converter when the output voltage is lower than the reference, and stopping it when
the output voltage is higher than the reference. Because this method of control requires a
hysteresis comparator to operate, some authors call it hysteresis control [38].
One advantage of the PFM is that it can reduce the switching losses of the converter at light
loads. However, the clock is constantly running, which leads to a constant dynamic power
loss in the control circuit. Also, the frequency of the clock used is the maximum frequency
that the PFM control can achieve. Hence, this frequency should be carefully chosen according
the maximum load of the converter.
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2.3 Literature Review
SC DC-DC converters have been around for decades. During that time, various designs
were presented for various applications. Recently, researchers began to investigate the po-
tential of integrating SC DC-DC converters both fully and partially [5, 11, 29, 40, 43, 45].
The following is a review on the main works done recently on SC DC-DC converters.
In 2005, Bin et al. presented a high eciency inductorless step-down DC/DC converter.
This converter is a SC DC-DC converter with variable conversion ratio (Authors call it
fractional conversion ratio) [5]. It is designed to provide three dierent conversion ratios:
1, 1
2
and 2
3
. This converter is controlled with two feedback loops, one is a pulse-frequency-
modulation (PFM) control with a base clock frequency of 2MHz, and the other is a current
control loop. The PFM control regulates the output voltage at light loads with constant pulse-
width drive signals generated only when needed. This is used to increase the eciency at
light loads. At higher loads, the current control loop reduces the output ripple by selecting
the appropriate drive signal frequency and duty cycle for each conversion ratio. External
capacitances are used in this converter, while the rest of the circuitry was designed in TSMC
0:25m 2:5V=5V mixed signal CMOS process. The input battery voltage can be varied
from 2:8V to 5V for an output of 1:8V , while the maximum load current for this converter
is 100mA and the conversion eciency is in the range from 85% to 65%. The controller
power consumption was not included in the eciency results. Finally, the output ripple was
measured to be less than 10mV .
Two years later, in 2007, Viraj and Amaratunga introduced a monolithic CMOS 5V/1V
switched capacitor DC-DC step-down converter [43]. Using three integrated 400pF capac-
itors, this design was able to step-down the input voltage from 5V to 1V . A pulse-width-
modulation (PWM) control scheme with 25MHz switching frequency was adopted to regulate
the output voltage. The PWM scheme regulates the output voltage by controlling the charg-
ing time of the capacitors. The whole converter was integrated with CMOS 0:35m P-well
process with a total area of 2:6  2:6mm2. It achieves a 62% eciency when the switching
losses are included, while the theoretical maximum eciency was 80%. The tested converter
runs on 15MHz, instead of 25MHz, due to process variation after fabrication. Neither the
maximum load power nor maximum load current were provided.
Ramadass and Chandrakasan, in 2007 presented a voltage scalable switched capacitor DC-
DC converter for ultra-low-power on-chip applications [29]. This design is a fully integrated
SC DC-DC converter targeting systems that can apply the DVS technique to reduce power
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consumption. This work describes a SC netwrok, consisting of four capacitors, that can
achieve ve dierent conversion ratios (1, 3
4
, 1
2
, 2
3
and 1
3
). With the use of PFM control and
an automatic frequency scaling (AFS) block, this converter achieved conversion eciency in
the range of 80   50% for load powers in the range of 5W to 1W . The AFS block can
select one out of three possible switching frequencies (15=7:5=3:75MHz), which are produced
by dividing the frequency of a 15MHz clock. This is done to reduce the dynamic power
consumption in the control circuit at light loads. Two dierent levels of input voltages are
required, 1:8V and 1:2V . The 1:8V is used to drive some of the switches in the SC network,
while the 1:2V acts as the input voltage and supplies power for the rest of the circuitry. With
these input voltages, the converter can regulate output voltages between 1:1V to 0:3V . The
fabrication of this design was done in CMOS 0:18m technology and occupied a chip area of
1:6 1:6mm2.
In 2008, an integrated recongurable switched-capacitor DC-DC converter with a dual-
loop adaptive gain-pulse control was described by Chowdhury and Ma [11]. This design is
built on two time-interleaved SC DC-DC converter to produce lower output voltage ripple
and faster load transient. To control the converter, the authors used an adaptive gain-pulse
control (AGPC). The name comes from the fact that this controller is able to automatically
adjust both the pulse frequency and conversion ratio according to operation conditions. The
conguration of this converter allows it to choose between conversion ratios of 1, 1
2
, 2
3
and
1
3
. Designed in TSMC 0:35m CMOS N-Well Process, the converter takes input voltages
in the range of 2:1V to 3:3V and output voltages in the range of 0:9V to 1:8V , with a
maximum eciency of 76% at 39mW load power. The simulation under Hspice showed
that this converter has a rise time of 6:2s when charging the output voltage from 0:9V to
1:8V , while the fall time happens in 20:9s. No information was provided about the loading
conditions under which the transient test was done. However, four pumping capacitors, each
with a value of 1:5nF , were used with a 10MHz base clock frequency.
Wenhan et al. presented, in 2009, a variable step-down conversion ratio switched capacitor
DC-DC converter for energy harvesting systems working in intermittent mode [45]. The
authors here design another SC DC-DC converter with adjustable conversion ratio with a
PFM control scheme. The converter chooses one of three conversion ratios to work with ( 1,
1
2
and 2
3
). With a PFM controller operating with a base frequency of 1MHz, the converter
steps down input voltages in the range of 5  15V to an output voltage of 2V . The converter
circuitry have been fabricated in the 0:35m CMOS process with EEPROM technology. The
size of the core circuit is 600  800m2. Information about the sizes of the capacitors used
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were not provided. The whole design is reported to have an eciency in the range of 28% to
42%.
More recently, Su et al. published in 2010 a monolithic step-down SC power converter
with sub-threshold digital-pulse-width-modulation (DPWM) control for self-powered wireless
sensors [40]. A sophisticated control scheme is adopted here. The controller consists of an
error processor, a proportional controller, and a DPWM modulator. To operate the DPWM,
a 200kHz base clock is generated with sub-threshold ring oscillators and frequency dividers.
This converter was fabricated with a 0:35m digital n-well CMOS process. It occupies an
area of 7:8mm2 with two on-chip capacitors each with a value of 3:36nF . The input voltage
of the converter is 2:5V while the output voltage can be regulated at any level between 0:8V
and 1:5V , with a load current ranging from 500A to 5mA. The controller is programmed
to produce switching frequencies from 200kHz to 1MHz depending on the instantaneous
loading conditions. The maximum eciency that can be achieve in this design is 66:7% with
the controller dissipating 147:5W of power.
All the designs discussed above presented interesting approaches for designing SC DC-
DC converters, each with respective advantages and disadvantages. In [5], the authors used
a current control loop with PFM which reduced the output ripple to less than 10mV and
resulted in a maximum eciency of 85%. The results, however, are only based on simulations
and the capacitors are not integrated on chip. On the other hand, the converter presented in
[43] used a PWM control scheme and achieved a 65% eciency experimentally with on-chip
capacitors. The disadvantage of this converter is that it is designed for a xed value of input
and output voltages. By contrast, the converter introduced by [29] has a exible range of
output voltage (0:3V to 1:1V ) and uses ve conversion ratios to achieve good eciency over
that range of output voltage. The PFM with AFS control helped this converter achieve high
eciencies at a low load power range. This converter, however, requires two input power
supplies (1:8V and 1:2V ) which is not convenient for applications in electronic biomedical
implants because it results in an increase in the implant size.
The AGPC presented in [11] has a unique approach for automatically adapting the pulse-
frequency of the drive signal and the conversion ratio of the converter according to the load.
This control method shows a good voltage tracking performance which is suitable for use in
DVS. Unfortunately, only simulation results are available and the capacitors used are not
designed to be integrated. Contrastingly in [45], a converter that can step-down an input
voltage of 15V to 2V is implemented. The main advantage of this converter is that it can
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operate on a very wide range of input voltages (15 to 5) using three dierent conversion
ratios. The disadvantage is that the eciency is not very high due to the huge gap between
the input and output voltage. Finally in [40], the authors presented sub-threshold DPWM
controlled SC DC-DC converter that achieves a maximum of 66:7% eciency over a wide
range of load power (0:4mW to 7:5mW ) with on-chip capacitors. The disadvantage of this
converter is that it uses a very complicated control method with a large number of control
signals. Moreover, the eciency is maximum around 1:3V and starts to decrease as the
output voltage increases.
Table 2.1 Comparison of recent literature on step-down SC DC-DC converters
Design Bin Viraj Ramadass
2005 2007 2007
Technology (m) 0:25 0:35 0:18
Chip Area (mm2) N/A 2:6 2:6 1:6 1:6
Active Area (mm2) N/A N/A 0:57
Total On-Chip Cap (nF) N/A 1:2 2:4
Num. of conversion ratios 3 1 5
Vout (V ) 1:8 1 0:3  1:1
Vin (V ) 2:8  5 5 1:8 and 1:2
Load power range 180mW N/A 5  1mW
Max. output load (mA) 100 N/A 0:9
Eciency range 65  85% 62% 50  80%
Control type PFM+Current Control PWM PFM+AFS
Operating frequency (MHz) 2 15 15=7:5=3:75
On-Chip capacitors No Yes Yes
Type of results Simulation Experimental Experimental
Design (Continued) Chowdhury Wenhan Su
2008 2009 2010
Technology (m) 0.35 0.35 0.35
Chip Area (mm2) N/A N/A 7.8
Active Area (mm2) N/A 0.48 4
Total On-Chip Cap (nF) 6 N/A 6.72
Num. of conversion ratios 4 3 1
Vout (V ) 0:9  1:8 2 0:8  1:5
Vin (V ) 2:1  3:3 5  15 2:5
Load power range N/A  1mW 0:4  7:5mW
Max. output load (mA) N/A N/A 5
Eciency range  76% 28  42%  66:7%
Control type Adaptive-Gain-Pulse PFM DPWM
Operating frequency (MHz) 10 1 0:2  1
On-Chip capacitors No N/A Yes
Type of results Simulation Experimental Experimental
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Table 2.1 compares and summarizes the information collected in this review. From this
review we concluded that, a mechanism to change the switching frequency according to the
loading condition is preferable, because it mitigates switching losses in the converter. All the
techniques reported use a base clock frequency to generate the dierent switching frequencies.
The maximum output load depends on the size of the capacitors used. Furthermore, SC DC-
DC converters with adjustable conversion ratios have a more dynamic range of input and
output voltages. Finally, both simulation and experimental results have shown that SC
DC-DC converters are suitable for implementing on-chip high-eciency power converters.
2.4 Asynchronous Sequential Logic
Before proceeding with the design of the proposed SC DC-DC converter, we will introduce
asynchronous sequential circuits which are at the core of the control method discussed in
chapter 3. The advantages and drawbacks of asynchronous sequential circuits in relation to
their synchronous counterparts are presented here, as well as the procedure of synthesizing
an asynchronous state machine (ASM).
2.4.1 An Overview
In sequential circuits, output signals are functions of the change in input signals. To
track the change in an input signal, sequential circuits include a mechanism to store the
previous state of either the input signals or a function based on the input signals. The output
of these functions are known as internal signals (internal states). Synchronous sequential
circuits use ip-ops and a clock to store the previous state of inputs and to update outputs.
Contrastingly, asynchronous sequential circuits utilize the built-in delay in logic gates to
achieve the same task. This dependence on the built-in delay in logic gates makes the design
of asynchronous sequential circuits more complicated than their synchronous counterpart.
Also, it can cause the output to oscillate if not designed properly. On the other hand,
asynchronous sequential circuits are considered faster because they do not wait for a clock
pulse to update the output. This asynchronous behavior also leads to a lower dynamic
power consumption. Moreover, an asynchronous sequential circuit tend to use less area to
implement than synchronous ones. That is because the main building block of synchronous
sequential circuits (ip-op) is based on a simpler asynchronous sequential circuit (the SR
latch).
Fig. 2.4 shows an example of an asynchronous sequential circuit. In general, any asyn-
chronous sequential circuit consists of inputs, next state forming logic, internal states that
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Figure 2.4 A simple asynchronous sequential circuit.
are fed back to the input, output forming logic and outputs [41]. The feedback connecting
the present state with the input is one of the distinguishing features of an asynchronous
sequential circuit. In this example, y represents the present state while Y is the next state.
The next state (Y ) is a function of the inputs (A and B) and the present state (y). The delay
block  (shown in Fig. 2.4) represents the equivalent propagation delay of the logic gates
preceding it (i.e. it is not a physical component). A change occurring in Y will propagate to
y after  seconds. The output Z of this circuit is a function of the present state y (in this
example Z = y).
A state of an asynchronous sequential circuit is dened as a set of values of inputs, internal
states (present and next) and corresponding outputs. asynchronous sequential circuits work
by jumping from one state to another according to the change in the input. That is why
they are also known as asynchronous state machines (ASM). In ASM, there are two types of
states: a stable state and an unstable state. A stable state is the state where the value of the
inputs does not change the next state (Y = y), while an unstable state is a state where the
next state changes with the inputs (Y 6= y). Unstable states are transitional states. Meaning,
they will lead to a new state (a new value of y). The new state can be either a stable state
or an unstable state. To ensue stability and to avoid oscillation in the output, the designer
should make sure that all unstable states lead to a stable state.
The synthesis of an ASM can be summarized in ve steps [8, 23]:
1. A state ow diagram that describes the change in the states according to the inputs is
generated.
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2. From the state ow diagram, a ow table is constructed. A ow table is just another
representation of the state ow diagram.
3. By assigning a unique boolean value to each of the states in the ow table, an excitation
table is formed.
4. Karnaugh maps that represents the next state forming logic and the output forming
logic is extracted from the excitation table.
5. Boolean equations representing the next states and the outputs are extracted from the
Karnaugh maps and the equivalent logic circuits are realized.
2.4.2 An Example of a 2-bit Counter
To elaborate the synthesis process, we will construct a simple 2-bit counter that is level
triggered by an input signal A. First we will construct a state ow graph (Fig .2.5). This
graph shows the four states of the 2-bit counter with outputs Z1 and Z2, where Z1 is the
most signicant bit and Z2 the least signicant bit. As A changes, the counter will increment
the output by 1-bit, going from '00' to '11'. The next step in the synthesis process is to
construct a ow table from the state ow graph (Table 2.3). In this table, the stable states
are underlined. It can be seen in this table that each unstable state will lead to a stable one,
and the output will not oscillate.
The next step is to assign boolean values to the states and transform the ow table into
an excitation table. To do that, we will rst dene the present state variables y1 and y2 and
the next state variables Y1 and Y2. Then, since we have four states, we will need 2 bits to
State I State II
State III State IV
Z2=1
Z2=0
Z1=0
Z1=1
Z1=0
Z2=1
Z1=1
Z2=0
A=0
A=0
A=0
A=0
A=1
A=1
A=1
A=1
Figure 2.5 State ow graph for a 2-bit counter that is level triggered by the input signal A.
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Table 2.3 2-bit counter ow table.
Present Next state Output
state A = 0 A = 1 Z1Z2
I I II 00
II III II 01
III III IV 10
IV I IV 11
Table 2.4 2-bit counter excitation table.
Present Next state Output
state A = 0 A = 1
y1 y2 Y1 Y2 Y1 Y2 Z1Z2
00 00 01 00
01 11 01 01
11 11 10 10
10 00 10 11
represent them. We will assign the states I, II, III and IV to the values '00', '01', '11' and
'10' respectively. When assigning values to the states, it is recommended to avoid having two
consequent states that are the complement of each others. Flipping all the internal states
at the same time might lead to an unexpected behavior. The excitation table of this 2-bit
counter with the assigned values is shown in Table 2.4. From this table we extract Karnaugh
maps for the next states Y1, Y2 as well as the outputs Z1 and Z2. The result of the extraction
is shown in Fig. 2.6. From these maps, the following boolean equations are found:
Z1 = y1
Z2 = y1  y2
Y1 =A  y1 + A  y2
Y2 =A  y1 + A  y2
(2.9)
The nal step of synthesizing the asynchronous 2-bit counter is to built the equivalent digital
circuit of Eq. (2.9). The circuit shown in Fig. 2.7 represent the circuit of the asynchronous
2-bit counter presented in this example.
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Figure 2.6 Karnaugh maps derived from the excitation table of the 2-bit counter.
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Figure 2.7 Circuit of the asynchronous 2-bit counter.
2.4.3 Summary
In this section, we presented an overview of asynchronous sequential circuits and demon-
strated a synthesis method for ASMs. Such circuits can be challenging to design when the
number of states is increased, but the benets which they provide can be very rewarding.
Asynchronous circuits are well known for their ecient use of energy [27, 42]. This is due to
their event triggered operation, which does not depend on a constant running clock. As we
will show in the next chapter, these type of circuits are ideal for designing a low power control
method capable of generating a variable frequency drive signal for SC DC-DC converters.
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3.1 Abstract
We present in this paper a fully integrated asynchronous step-down switched capacitor
DC-DC conversion structure suitable for supporting ultra-low-power circuits commonly found
in biomedical implants. The proposed converter uses a fully digital asynchronous state ma-
chine as the heart of the control circuitry to generate the drive signals. To minimize the
switching losses, the asynchronous controller scales the switching frequency of the drive sig-
nals according to the loading conditions. It also turns on additional parallel switches when
needed and has a backup synchronous drive mode. This circuit regulates load voltages from
300mV to 1.1V derived from a 1.2V input voltage. A total of 350pF on chip capacitance
was implemented to support a maximum of 230W load power, while providing eciency
up to 80%. The circuit validating the proposed concepts was fabricated in 0.13m CMOS
technology. Experimental test results conrm the expected functionality and performance of
the proposed circuit.
Keywords Biomedical Devices, DC-DC power converters, Power Management, Voltage
scalable switched capacitor, Dynamic voltage scaling, Asynchronous control
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3.2 Introduction
Battery life is an important issue in all portable electronic devices. The matter becomes
even more crucial when the needed portable devices are medical implants. In such devices, life
itself might become dependent on the battery life. Naturally, as all battery powered devices,
the battery of the implant must be replaced after a certain period of time. A frequent change
of an implant's battery is not desired because it requires surgical procedure. This has driven
researchers to develop powering solutions for implants [9, 28, 39]. Whether the implant is
powered by a battery, inductive link, piezoelectric source or a combination of these sources,
it is important to have circuits with ultra-low-power consumption that would eciently use
these energy resources. Reducing the power dissipation in these circuits also helps to reduce
the risk of damaging surrounding tissues due to dissipated heat [34]. Examples of circuits
that consume from several 100's of micro-watts to less than a micro-watt were developed in
recent years [13, 14, 33].
One method of reducing power consumption in CMOS circuits is the Dynamic Voltage
Scaling (DVS) technique [47]. This technique exploits the fact that energy consumption
scales quadratically with supply voltage. Due to the trade-o between power and delay in
CMOS circuits, the supply voltage is often scaled according to the needed throughput and
activity. DVS can be applied by either switching between multiple DC sources [1], or by
using DC-DC converters [10, 19, 26, 29, 30, 40]. The latter approach is more appropriate in
the case of biomedical implants, since having more than one battery (DC source) adds to the
overall weight and size of the implant. Moreover, it was shown that combining voltage scaling
with self-timed systems (asynchronous) can lead to further reduction in power consumption
[24].
There are various approaches to design DC-DC converters for DVS technique. The ap-
proach explored in this paper uses switched-capacitors (SC) to obtain a DC-DC converter
with a variable conversion ratio. This type of converters is suitable for implants because it
is ecient and can be integrated. In addition, since this type of DC-DC converter has no
inductors, it is less aected by electromagnetic interference, and can be used in implants that
utilize inductive links.
SC DC-DC converters usually operate on a constant frequency clock. The output power,
conversion eciency, as well as the size of the capacitors and switches selected when designing
the converter, depend on the frequency of that clock. The search for the right operating
frequency that maximizes eciency with respect to the size of capacitors and switches could
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be a tedious task[37]. This is also much more complex when the SC converter uses multiple
topologies at dierent output voltages.
We propose a fully asynchronous controller that varies the frequency depending on the
topology used and the output current delivered. By doing so, the controller reduces the
switching to the minimum necessary, and thus, reduces the switching losses in the converter.
This also means that the selection of the operating frequency here is automated. Moreover,
to be able to operate over a wide range of output voltages with a good eciency, the proposed
SC DC-DC converter switches between three dierent topologies.
To reduce switching losses at light loads, the proposed asynchronous DC-DC converter is
able to select a number of switches to operate while it keeps additional switches OFF. The
converter turns ON these additional switches as the loading current increases. The proposed
asynchronous DC-DC converter also invokes a method of detecting the limit of load current
that can be supplied, and if needed, it can switch to a backup synchronous mode of operation.
We review in section 3.3 of this paper the fundamentals of eciency and conversion ratio
in SC DC-DC converters. An overview of the complete structure of the proposed DC-DC
converter is presented in section 3.4. A detailed description of the behavior of the adopted
asynchronous strategy and topology manipulation is presented in section 3.4.2. The measure-
ment results and comparison are then provided in sections 3.5 and 3.5.2 respectively. Finally
this paper concludes by summarizing the main results and contributions in section 3.6.
3.3 Eciency and Conversion Ratio
In SC DC-DC converters, the eciency depends on several factors. A fundamental factor
that denes the upper limit of the SC converter eciency is the conversion ratio M , where
M = VNL=Vin is the ratio of the output voltage at no load to the input voltage. This ratio
is set by the topology of capacitors and switches used by the SC DC-DC converter. The
maximum eciency for some actual output voltage and topology is dened by [21]:
lin =
1
M
Vout
Vin
 100 = Vout
VNL
 100 (3.1)
For a given topology (a xed value ofM), the eciency drops linearly as Vout drops below
VNL. This is why some authors refer to this property as the linear eciency. It is important
to notice here that the maximum value for Vout at a given topology is VNL. This leads to the
conclusion that the linear eciency is maximum when Vout = VNL. Eq. (3.1) implies that,
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in order to maximize the eciency at dierent output voltages, one should construct a SC
DC-DC converter with an adjustable conversion ratio.
For any DC-DC converter, the eciency in general terms is dened as the ratio of the
energy delivered to the load Eout to the energy taken from the source Ein. The input energy
can also be rewritten as the energy delivered to the load plus the energy lost in the converter:
 =
Eout
Ein
 100 = Eout
Eout + Eloss
 100 (3.2)
In SC DC-DC converters, several factors contribute to the loss of energy [3, 29]. The rst
factor is the conduction loss Econd. This loss is due to the power dissipated in internal voltage
drops in the SC converter. This term depends mainly on the dierence between Vout and
VNL. Theoretically, if the eciency was calculated solely based on this loss, then it would
equal the linear eciency presented in Eq. (3.1). Thus to reduce this loss, the output voltage
should be as close as possible to VNL. A variable conversion ratio converter approach should
be used to reduce this loss over a wide range of output voltages. The second contributer to
the energy lost in SC DC-DC converters is the parasitic loss Epar. This is the energy lost due
to charging parasitic capacitances in the SC circuitry in the charging phase, then discharging
them to ground in the other phase. This loss is very hard to control and could depend on
the type of capacitors used and how the capacitors are connected in the charge and discharge
cycles. Authors of [29] used a special pattern of drive signal to reduce this loss. Still, this
technique resulted in a gain of only 3-5% in eciency at some output voltages.
The third loss factor is the switching loss Esw. This is the energy used to operate (i.e.
drive or switch ON) the switches in the network. Since this part of the input energy is not
going to the output of the converter, it is considered as a loss. Although this term cannot be
eliminated from the equation, some remedies exist to reduce its eect. For example, varying
the switches' size depending on the load current or having a variable switching frequency can
help to scale Esw with respect to Eout. This is based on the fact that Esw = CgV
2
dd, where
Cg is the gate capacitance of the MOS switches. Further discussion about these approaches
to reduce losses will take place in the following sections. The last type of losses Ectrl is
related to the control circuit of the converter. This loss is the main reason why recent SC
converters operate with digital control circuitry, since they can be designed to have negligible
static power consumption, unlike their analog counterparts. The dynamic power consumption
however is still an issue.
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For the sake of analyzing the contribution of each of these source of losses on the eciency
in the proposed converter, we will dene the following eciencies:
par =
Eout
Eout + Econd + Epar
 100 (3.3)
conv =
Eout
Eout + Econd + Epar + Esw
 100 (3.4)
total =
Eout
Eout + Econd + Epar + Esw + Ectrl
 100 (3.5)
Where total is the total eciency of the converter, conv is the eciency of the converter
without considering the energy used by the control circuitry (Ectrl) and par is the eciency
of the converter without considering the losses in operating the switches (Esw) nor the loss in
the control circuitry (Ectrl). When each of the eciencies dened in Eqs. (3.3), (3.4) and (3.5)
is compared with the theoretical maximum eciency (lin), a better understanding can be
obtained about the dynamics of the losses in eciency with respect to other parameters, such
as the loading current and the output voltage. Also, note that to measure these eciencies
we will need to measure Esw and Ectrl. This is done by having separate power pins for the
drivers of the switches and the control circuit. On the other hand, it is impossible to measure
Econd and Epar directly. They are always measured as in Ein = Eout + Econd + Epar.
3.4 Proposed DC-DC Converter
Traditionally, a SC converter would consist of a network of capacitors and MOS switches
driven by two complementary clock signals. The frequency of the two complementary clock
signals along with the conversion ratio of the SC converter and the output load value will set
the output voltage, conversion eciency and output ripple.
3.4.1 Structure overview of the converter circuit
Unlike the simple open loop structure that is used in traditional SC DC-DC converters,
the proposed structure provides a more complex closed loop approach to improve robustness,
controllability and performance of the converter. Fig.3.1 provides an overview of the proposed
structure. In this structure, a network of SC DC-DC converters is used. This block is
responsible for stepping down the input voltage to the desired output voltage value. It can
support three dierent conversion ratios and is driven by three signals from the feedback
loop. T1 and T2 are two digital signals that determine which topology the SC DC-DC
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Figure 3.1 Overview of the structure of the proposed asynchronous DC-DC converter.
converter adopts to step down the input voltage. In other words, the combination of T1 and
T2 selects the conversion ratio. The three possible conversion ratios are 1,
2
3
and 1
3
. The
fourth combination of T1 and T2 disables the converter.
The output voltage is fed back through a comparator. Using an OTA and current mirrors,
this comparator provides two output signals triggered at two dierent threshold voltages.
Throughout this paper, we will use the word threshold voltage as a property of the comparator
circuit. This should not be confused with the intrinsic threshold voltage of a MOS transistor.
Moreover, this comparator should not be confused with a hysteresis comparator, and thus
the following control method, although similar, is not a hysteresis control. VA and VB are the
two digital signals that the comparator generates, while Vaim is the targeted output voltage
of the converter. VA is the result of the comparison between Vout and Vaim, while VB is
generated at a threshold lower than Vaim by almost 0.1V. The controller is an asynchronous
state machine that generates the drive signals S0, S1 and S2 based on the signals received
from the comparator. Unlike hysteresis control that results in pulses with xed pulse-width
and varying frequency, the generated drive signals are digital signals that vary in frequency
and pulse width according to the variations in output load. If the load is drawing a large
current, the voltage on the output capacitor will drop rapidly, making the Asynchronous
Controller generate higher frequency signals. Likewise, if the load is drawing a small current,
the asynchronous drive signals will have a lower frequency. Ideally, if the load draws zero
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Figure 3.3 Arrangement of switches and capacitors in the SC converter.
current, no switching will happen in the drive signals. Moreover, these drive signals control
the switching of the whole structure. Thus, at no load, there is no switching, so there are no
switching losses or dynamic losses anywhere in the proposed structure.
The proposed structure has two modes of operation: the Asynchronous Drive Mode (ADM)
and the Synchronous Drive Mode (SDM). The ADM is the main mode of operation while
the SDM serves as a back-up mode. This back-up mode is triggered only if the load current
goes higher than the designed limits. As we will show later on, this is done to reduce the
output voltage ripple when the load draws a large current.
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Figure 3.4 Possible topologies that can be realized with the arrangement of capacitors and
switches shown in Fig. 3.3. M represents the conversion ratio achieved when switching
between two of the shown arrangements.
The Mode Detector and Mode Selector are the blocks which govern the selection of the
appropriate mode of operation. The Mode Detector inspects the pattern of the signals issued
by the Asynchronous Controller. Depending on the size of the capacitors and switches used
and the topology used to connect them, there is a limit on how much charge can be delivered
to the load. When the load current exceeds the capabilities of the SC converter network, the
pattern of the signals S0, S1 and S2 changes. These changes will be detected by the Mode
Detector which will issue the Support signal. When the Support signal is high, additional
switches will be turned ON in the SC converter network to decrease the output resistance.
When the additional switches make the SC converter able to support the high load demands,
the pattern of S0, S1 and S2 will go back to normal and the structure will stay in ADM.
On the other hand, if the additional switches did not solve the issue, the Decision signal
is triggered and the structure will operate under the SDM. When the structure operates
with SDM, a clock generator will be enabled and the Mode Selector will forward two non-
overlapping clock signals to the SC converters network. Once the load current is back to
normal values, the Mode Detector can be reset and the structure will operate again with the
ADM.
3.4.2 Asynchronous Control strategy
Before beginning to explain the details of the asynchronous control strategy that is pre-
sented here, it is essential to understand the architecture of the SC DC-DC converters net-
work. In Fig.3.2 a simplied architecture of the SC DC-DC converters network is shown. It
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Figure 3.5 Timing diagram when the converter operates under: (a) regular load, (b) load
that exceeds the limits.
can be seen that there are three ways in this network for charges to be transfered between
the input and output. Either through one of the two SC DC-DC converters, or through the
direct switch. The direct switch is a PMOS transistor that is used to initialize the output
capacitor to the reference voltage. One of the SC DC-DC converters is driven by S1 and its
complement, while the other is driven by S2 and its complement.
Each of the SC DC-DC converters is an arrangement of three capacitors connected by
eleven switches (Fig.3.3). The switches are made of a PMOS transistor, a NMOS transistor,
or a transmission gate depending on its location in the circuit. The switches are controlled
by the signal router. Depending on the states of T1 and T2, the signal router will provide each
switch with one of its four input signals (as shown in Fig.3.3). Switches will either be ON
or OFF, under the control of a drive signal or its complement, depending on the conversion
ratio that is selected by T1 and T2. To provide a conversion ratio of 1,
2
3
or 1
3
, the capacitors
are connected in one of the series parallel combination that are shown in Fig 3.4.
The asynchronous control scheme depends on the signals generated by the dual threshold
comparator. The two signals VA and VB are generated by the comparator at thresholds
VAref = Vaim and VBref = Vaim   0:1, respectively.
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Figure 3.6 The state-ow diagram of the asynchronous controller.
Triggered by these two signals the Asynchronous Controller operates the SC converter
network as follows (refer to Fig 3.5(a)). When the circuit rst starts, the controller senses
that Vout is less than both thresholds and sets the drive signals so that the output and the
two SC converters starts to charge. At this stage, the output is charged directly from the
input via the direct switch, which makes the charge up time very short. Once Vout reaches
VAref , an overshoot in the output voltage will take place. During that period, the controller
will turn OFF the direct switch while keeping the SC converters charging. As the load
consumes the accumulated charge on the output capacitor, the output voltage will decrease
until it reaches VAref again. As the output voltage starts to drop below VAref , the controller
connects the rst SC converters to the load. At normal loading conditions, the charge stored
in SC converter will be sucient to pull the output voltage once again above VAref . The
connected SC converter will supply the output with the needed charges to sustain Vout above
VAref until the load consumes some part of the available charge. When the output voltage
drops again below VAref , the controller will switch the output to the other SC converter,
while the previous converter recharges. From this point on, the controller will continue to
interleave both converters to supply the load.
As the load current increases, the system will reach a point where a fully charged SC
converter cannot pull up the output voltage above the threshold (refer to Fig.3.5(b)). This
means that the controller cannot detect any change in the output voltage and will keep the
34
current SC converter connected to the load. As the charge in the SC converter depletes, the
output voltage will start to decrease until it reaches VBref . This threshold serves as a safety
net for Vout. When the output voltage goes below VBref , the controller will reset and activate
the direct switch while recharging both SC converters. This will pull back Vout to VAref and
the controller will attempt to support the load again with the SC converter.
The generation of the drive signals S0, S1 and S2 with respect to Vout and the two thresh-
olds VAref and VBref , is shown in the timing diagram in Fig.3.5(a) and Fig.3.5(b). Also, As
mentioned previously, the Asynchronous controller is a fully digital asynchronous state ma-
chine. The state-ow diagram shown in Fig.3.6 represents the behavior of the Asynchronous
controller with respect to the trigger signals VA and VB.
3.4.3 Load limits detection and operation mode selection
As we have shown previously, the proposed converter has a maximum current that it can
supply while regulating a certain output voltage. The maximum load current of the proposed
converter can be dened as: the output current value that will prevent accumulation of
enough charge on the load capacitance to allow Vout to cross VAref . The output voltage
dynamics depends on the rate of charge and discharge occurring at the output. Thus, the
maximum current that can be handled by the converter at a certain voltage depends on the
topology (conversion ratio), the sizes of the capacitors and switches in the SC converter and
the output capacitor size.
The block that is responsible for determining whether the SC converters are able to support
the load or not is the Mode Detector. It can indirectly determine whether the load current
exceeded the capabilities of the SC converter by inspecting the pattern of the drive signal
generated by the Asynchronous controller. As seen previously in Fig.3.5(b), the pattern in the
drive signals S0, S1 and S2 changes when the SC converter cannot support the load. Under
normal loading conditions, the signals S1 and S2 alternate, while S0 stays low. Once the load
exceed the limits, pulses in S0 will start to appear and S2 will stay low. It is important to
mention that the Asynchronous controller always activates the converter driven by S1 after
using the direct switch (which is driven by S0).
The Mode Detector shown in Fig.3.7 is built to detect that pattern. Initially when the
Mode Detector is Reset, Transistors M1, M6, M10 and M15 will turn ON. This initializes all
the latches in the circuit and resets the Support and Decision signals to low. As the Mode
Detector is enabled, it deactivates all the reset transistors and activates M2, M7, M11 and
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Figure 3.7 The Mode Detector circuit showing all blocks and signals used in the processes of
issuing the signals Support and Decision.
M16. The normal pattern will start with S1 going high while S0 and S2 are low. S1 will turn
ON M3, which sinks the current in the branch and ips the state of Latch 1 to make the
voltage on the gate of M9 high.
Now that M9 is ON, there is two possible scenarios. Either S2 will become high while S1
goes low, thus the loading current is within limits. Or if the load current exceeds the limits,
S0 will become high and S1 goes low. In the rst case, M5 will turn ON and pull down Latch
1 back to its initial state, which turns OFF M9. As S1 and S2 alternate, Latch 1 will keep
changing state and the Support signal will stay low. In the second case,M8 will turn ON and
ip the state of Latch 2, raising the potential on node X1. If S1 overlaps with the Support
signal when they are both high, Latch 3 in block B will ip state, leading to an error in
detection. For that reason, cross coupled NAND gates are added between block A and block
B to guarantee that S1 reaches a suciently low potential before switching Support to high.
When the Support signal is high, the SC DC-DC converter turns ON additional switches
to support the required high loading current, and the second stage of the Mode Detector is
activated. If this modication of the conguration was eective, the pattern in the signals
will go back to normal and the Decision signal will stay low. On the other hand, if the load
is still beyond what the SC DC-DC converters can support, the pattern will be detected by
the second stage of the Mode Detector (Block B) in the same fashion. Once the Decision
signal goes high, the converter will switch to SDM.
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Notice that block A and block B in the Mode Detector are exactly the same. One of the
most interesting properties of the proposed Mode Detector is that it can be expanded to
support multiple stages of additional switches by simply cascading this basic block. Adding
extra parallel switches reduces the output resistance of the DC-DC converters which reduces
their voltage drop. This helps Vout to reach VAref faster. On the other hand, having more
switches, leads to an increase in the switching losses, which reduces the overall eciency.
For that reason, adding switches only when needed helps keeping the overall eciency high
under light loads. Here we have demonstrated this operation in the Mode detector using one
additional group of parallel switches. This can be easily expanded as we mentioned earlier,
by simply cascading a number of the basic block equivalent to the number of groups of
parallel switches needed, while separating the basic blocks with cross-coupled NAND gates
(as demonstrated in Fig.3.7). Another issue left for further research is the exploration of
strategies for rolling back the operation to the smallest feasible switch size when the load
goes down for long enough. At this time, that is left to external control.
If the Decision signal is high, the Mode Selector will begin to drive the converter using
a constant frequency clock signal. The Mode Selector consists of three multiplexer circuits
combined with non-overlapping signal generators. The Mode Selector takes in the three drive
signals S0, S1 and S2 from the Asynchronous Controller and two complementary clock signals
CLK and CLK from the cock generator. In ADM, the Mode Selector forwards the signals
S0, S1 , S1, S2 and S2 to the SC DC-DC converters network. Here S1, S2 are non overlapping
complements of signals S1 and S2. In SDM, the Mode Selector forwards the signals CLK
and CLK to the SC DC-DC converters network, while turning OFF the direct switch.
3.5 Experimental Results
The proposed converter was designed, simulated and fabricated in IBM-PDK CMOS
0:13m technology. The simulation and post layout results were presented in [2], and here
we present our measurement results. The complete proposed structure except the clock
generator have been integrated on chip (Fig.3.8). The total area of the die is 1:5 1:5mm2,
whereas only 0:52mm2 was used for the active circuits and capacitors. The converter uses
on chip dual MIM-capacitors (metal insulator metal capacitors) with a total value of 350pF ,
where each sub converter uses 150pF and the remaining 50pF is used as an output capacitor.
These capacitors occupy about 10% of the total area of the die. The load current that can be
supplied by this converter varies with the topology used and the output voltage value. The
maximum load current that can be supplied at a nominal output voltage is 240A. This can
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Figure 3.8 Photomicrograph of the proposed converter. The main building blocks are num-
bered as follows: (1) Capacitors, (2) Switches, (3) Signal router, (4) Mode detector, (5)
Comparator, (6) Asynchronous controller and (7) Mode Selector
be easily increased by increasing the sizes of the capacitors used. The converter operates on
a 1.2V power supply and can provide output voltages from 300mV to 1.1V. The frequency
of the CLK signal in the SDM was chosen to be 4MHz. The choice was based on the
frequency that created a smooth transition between the two modes of operation under the
three conversion ratios. Regulation of the output in ADM at dierent voltages while loaded
with 10K
 and 100pF is shown in Fig.3.9. Fig.3.9(a) shows a measured settling time of
approximately 408ns when going from 0V to 0:95V at start up. This fast start up response
is due to the direct switch that was added in parallel to the SC DC-DC converters. The
direct switch also results in faster charge up when going from low voltages to higher ones. At
steady state, the controller adapts the operation frequency to the lowest frequency needed to
keep Vout at Vaim under certain loading condition. Fig.3.9(b), Fig.3.9(c) and Fig.3.9(d) show
the output voltage, output voltage ripple and frequency of the drive signal. The eciency of
the converter changes with the topology used, the loading current and the output voltage.
In Fig.3.10, the eciency is plotted against the load current for six dierent output voltages.
The eciency graphs at Vout equal to 1V and 0.95V are plotted when the converter is using a
conversion ratio of 1. While the eciency graphs plotted at Vout equal to 0.65V and 0.6V are
plotted when the converter is using a conversion ratio of 2
3
, and the remaining two graphs at
Vout equal to 0.35V and 0.3V are plotted when the converter targets a conversion ratio of
1
3
.
38
(a) (b)
(c) (d)
Figure 3.9 Measurement of the output voltage and the drive signal S1 of the converter while
loaded with 10k
 and 100pF : (a) shows the output voltage start up response from 0V to
0:95V with a settling time of 408ns, (b) presents the regulation at Vout = 1:07V with a peak
to peak output ripple of 53mV while the asynchronous drive signal frequency is 3MHz, (c)
presents the regulation at Vout = 0:66V with a peak to peak output ripple of 36mV while the
asynchronous drive signal frequency is 3:6MHz , (d) presents the regulation at Vout = 0:36V
with a peak to peak output ripple of 32mV while the asynchronous drive signal frequency is
1:9MHz.
The stated voltage is the control value imposed on Vaim in Fig.3.1. As the system is a high
gain closed loop, the output voltage remains more or less independent of the load current,
however, the eciency varies. Moreover, each of the eciency graphs shows four curves: lin,
par, conv and total each of these eciency terms where dened in section 3.3. This was
done for several reasons. First, it allows us to see how much of the eciency is wasted on
parasitic, switching losses and control circuit. Secondly, it shows the gain in eciency when
reducing the switch sizes at lighter loads. When looking at Fig.3.10(c) and Fig.3.10(e), the
reduction in conv from P1 to P2 or from P3 to P4 occurs when the switches sizes are increased
(i.e. additional parallel switches are turned ON). Moreover, In Fig.3.10, the eciency curves
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Figure 3.10 The graphs show results of the eciency measurements versus the load current
at dierent output voltages. The three types of eciency dened in section 3.3 are shown
in each subgure:(a) presents the eciencies at Vout = 1V , (b) presents the eciencies at
Vout = 0:95V , (c) presents the eciencies at Vout = 0:65V , (d) presents the eciencies at
Vout = 0:6V , (e) presents the eciencies at Vout = 0:35V , (f) presents the eciencies at
Vout = 0:3V .
are almost parallel, implying that the switching losses and the controller consumption scales
down as the loading current scales down. This is the main advantage of driving the entire
converter asynchronously. Additionally, for each conversion ratio, the switching frequency
scales with the output voltage. Adapting the switching frequency to the output voltage
helped maintaining the total eciency of the converter at similar values. The eect of this
operation can be seen when comparing for example Fig.3.10(e) and Fig.3.10(f). The curves of
eciency in both gures have similar values even though the theoretical maximum eciency
(limit) has dropped.
Fig.3.11 shows the measurement results of line and load regulation of the converter. The
line regulation, shown in Fig. 3.11(a), is done at an output voltage of 0:53V with an input
step from 1V to 1:2V resulting in a 16mV change in the output voltage. This shift in the
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(a) (b)
Figure 3.11 Measurement of (a) line regulation at an output voltage of 0:53V with an input
step from 1V to 1:2V resulting in a 16mV change in the output voltage, (b) load regulation
at an output voltage of 0:63V with a load step from 68A to 1A resulting in an 42mV
change in the output voltage. In both measurements, the variations in the drive signal's
frequency is apparent.
output voltage is due to the increase in the output ripple, which is a result of the increase
charge on the charge-transfer capacitors. Fig.3.11(a) also shows a smooth transition in the
output voltage and drive signal frequency during the step of the input voltage. In Fig.
3.11(b), the load regulation measurement is done at an output voltage of 0:63V with a load
step from 68A to 1A resulting in an 42mV change in the output voltage. This gure also
displays the change of the drive signal frequency when the output load changes.
More measurements on the change of the drive signal frequency with respect to the load is
shown in Fig.3.12. In this Figure, the frequency is plotted versus the load at output voltages
of 0:3V 0:6V and 0:95V with conversion ratios of 1
3
, 2
3
and 1, respectively. The point at which
the additional switches are turned ON is indicated on the graph and it shows a slight decrease
in the driving frequency due to the decrease in the equivalent resistance of the switches.
3.5.1 Discussion
Before we proceed any further, some points and results of the design should be discussed.
In an ideal DVS situation, the voltage source is required to switch between dierent voltage
instantaneously to provide the best energy saving. This drove us to choose a fast charge up in
the converter using the direct switch. In this prototype, the direct switch was sized to be able
to charge the output capacitor to the highest voltage (1:1V ) at worst case load (250A). This
choice leads to bigger initial overshoot when charging at lower output voltages. A simple
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Figure 3.12 The graph shows the measurement results of the operating frequency at dierent
output load values. These measurements are done at Vout of 0:3V , 0:6V and 0:95V with
conversion ratios of 1
3
, 2
3
and 1, respectively. The points at which additional switches are
turned on are shown on the graph.
solution to this issue is to use dierent sizes for the direct switch at dierent conversion
ratios. For a future work, we would study the possibility to make the charging through a
linear regulator that would be activated by S0, instead of a simple direct switch.
On the comparator side, VBref is chosen to be 0.1V lower than VAref . Reducing the
separation between these two voltages can reduce the ripple that happens when the limits
are reached, but they should not be too close to mitigate the possible impact of noise on
circuit operation. In addition, since the comparator used is not a hysteresis circuit, the noise
on the output voltage can trigger the comparator needlessly when the output voltage ripple
is less than 14mV .
In the proposed design we have left the automation of resetting the controller to normal
mode open for dierent strategies. In our opinion, there is no single perfect resetting strategy
for all kinds of loads. Rather, each load should be studied and depending on the loading
prole and the nature of the load, an appropriate resetting strategy should be designed. This
is mainly to minimize the crossing of the load limits, where a signicant ripple could appear.
In this design, there is an apparent trade-o between area and eciency vs regulation. To
reduce the area (capacitor size) and to enhance the eciency at very low power (using lower
switching frequency), we needed to trade them o with the regulation.
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Table 3.1 comparison with recently published results
Design [40] [45] [43] [29] This work
Technology m 0.35 0.35 0.35 0.18 0.13
Chip Area mm2 7:8 N/A 2:6 2:6 1:6 1:6 1:5 1:5
Active Area mm2 N/A 0:48 N/A 0:57 0:52
Total On-Chip Cap. 6:72nF N/A 1:2nF 2:4nF 350pF
On-Chip Cap. Type 3-D on chip cap N/A N/A MOS Cap Dual-MIM Cap
No. of conversion ratios 1 3 1 5 3
Vout 0:8  1:5V 2V 1V 1:1V   0:3V 1:1V   0:3V
Vin 2:5V 15  5V 5V 1:2V + 1:8V 1:2V
Load power range 0:4  7:5mW > 1mW 10mW 5  1mW 1  230W
Eciency range 50  66:7% 28  42% 62% 80  50% 80  30%
Operating frequency 200 kHz - 1 MHz 1 MHz 15 MHz 15/7.5/3.75 MHz Asynchronous
3.5.2 Comparison with the latest reported results
Comparing SC DC-DC converters is a tricky issue. Since applications govern the design
trade-os of DC-DC converters, various architectures and capabilities exist in the litera-
ture. There is also no gure of merit that would determine an obvious winner in terms of
performance when comparing these dierent architectures. Eciency is a good comparison
starting point, but keep in mind that it is very dependent on the technology, type and size
of capacitors used and the test environment. Moreover, there is no unied denition of the
eciency of a SC DC-DC converter, which makes it hard in some cases to determine which
energy losses where included in the measurement of eciency. That being said, we made our
best eort to compare the proposed converter with other integrated step down SC DC-DC
converters that exploit a closed loop control approach.
In Table 3.1 a comparison between this work and other SC DC-DC converters found in the
literature is presented. All the listed SC DC-DC converters are fully integrated except [45].
The eciencies range from 80% to 28% for various output load conditions. It can be seen that
the maximum load power that can be supplied is proportional to the size of the capacitors
used. This work can provide a maximum of 230W because it uses only 350pF and it targets
ultra low power applications. In [29] a maximum eciency of almost 80% is presented with
pulsed-frequency modulation control (PFM) and automatic frequency scaling (AFM). The
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AFM technique enables the converter to scales the frequency in four steps (15=7:5=3:75MHz),
but the scaling depends on a constant running clock and frequency dividers, making the
design consume dynamic power even if the load is not drawing power. Note that the power
consumption when there is no load is not reported for any of the competing designs. This
is not the case in our proposed converter. The asynchronous drive approach will stop the
switching completely if the load does not draw any power. We measured an overall power
consumption of approximately 5W when providing output power of 1W . Also, the work
in [29] uses two power supplies (1.2V and 1.8V) to operate the converter. For biomedical
implants, this is not convenient because using additional power source (battery) requires
more space. By contrast, the work in [43] uses a DPWM control approach that can apply
frequency scaling through a V-to-f converter and a ring oscillator. Their design necessarily
has dynamic power losses in the control circuit when the load is not drawing power and the
switching frequency cannot go below 200 kHz (the frequency of the clock generator). The
multiple conversion ratios technique allows our converter and the converter proposed in [29]
to better utilize the voltage range provided by the supply.
3.6 Conclusion
In conclusion, we have presented a switched capacitor DC-DC conversion structure capa-
ble of supporting ultra-low-power systems with an adjustable output voltage while running
asynchronously. The high conversion eciency under light loading conditions makes this de-
sign particularly suitable for biomedical implants, especially if their embedded circuits apply
a DVS approach to save energy. The structure uses an asynchronous controller that works
as an asynchronous state machine to drive the SC converter. This asynchronous behavior
reduces the dynamic power losses to the minimum and helps extending the battery life of
an implant. The structure also has a mode detector that can inspect the condition of the
SC network and decide whether or not additional parallel switches should be activated. In
addition, The mode detector cooperates with a mode selector that can switch the system to
a backup synchronous operation if the loading current exceeds the limits. This design was
fabricated in 0:13m CMOS technology. It operates on 1.2V input voltage and produces an
output voltage in the range of 300mV to 1.1V. The proposed converter can support up to
230W with a total of 350pF on chip capacitance and is able to start up from 0V to 0:95V
in less than 408ns. Finally, a detailed measurement of the eciency was provided to better
understand the contributions of dierent kinds of losses on the design, and a comparison
between this work and recent other designs was presented.
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Chapter 4
Additional Circuits and Results
This chapter provides additional detailed information about the building blocks described
in chapter 3, as well as additional simulation and measurement results. The information here
is either a continuation or an in-depth look of what was mentioned before. A global view
of the system is presented in chapter 3, which is a journal paper submitted for publication
in the Transaction on Biomedical Circuits and Systems. To avoid redundancy, results that
have been presented previously are not shown again here.
4.1 Asynchronous Controller Circuit
As mentioned in chapter 3 the Asynchronous Controller is a fully digital asynchronous
state machine (ASM). What is interesting about an ASM is that it does not depend on a
clock signal, but rather on external events and delays in the digital gates. By freeing the
controller from the clock, the SC DC-DC converter is given the liberty to be used with any
system regardless of the system's clock. Furthermore, even if a SC DC-DC converter provided
its own clock, the random process variation would result in a change in that frequency. Since
ASMs are driven by events, process variations do not have a signicant eect on the operation
of the Asynchronous Controller. In this chapter we will briey show the steps followed to
realize the proposed Asynchronous Controller.
4.1.1 Synthesis of the Asynchronous Controller
In chapter 3 we have explained the behavior of the proposed asynchronous controller
and the events which drive it. Then we extracted a state ow diagram that represents that
behavior (as shown in Fig. 3.6). This section will continue with the process of synthesizing
the Asynchronous Controller as described in section 2.4.
From that state ow diagram (Fig. 3.6), a ow table is constructed (Table 4.1). In that
table, the stable states are underlined. The stability of the controller is guaranteed since
each unstable state will lead to a stable one. Moreover, notice that in the case of an input of
VA VB = '10', the states are not dened. That is due to the fact that VB is generated from
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Table 4.1 Asynchronous Controller ow table.
Present Next state Output
state VAVB = 00 01 10 11 S0S1S2
I I I - II 100
II I III - II 000
III I III - IV 010
IV I V - IV 010
V I V - VI 001
VI I III - VI 001
Table 4.2 Asynchronous Controller excitation table.
Present Next state Output
state VAVB = 00 01 10 11
y0 y1 y2 Y0 Y1 Y2 Y0 Y1 Y2 Y0 Y1 Y2 Y0 Y1 Y2 S0S1S2
111 111 111 ddd 011 100
011 111 001 ddd 011 000
001 111 001 ddd 000 010
000 111 100 ddd 000 010
100 111 100 ddd 010 001
010 111 001 ddd 010 001
the comparator at a lower threshold than VA, making the case of VA VB = '10' impossible.
To transform the ow table into an excitation table, we will assign to the states I, II, III,
IV , V and V I the values '111', '011', '001', '000', '100' and '010' respectively. Table shows
the excitation table obtained from this step. By inspecting this table, it can be seen that
the previous assignment of boolean values to the states ensures that none of the subsequent
states are complements of each other. Moreover, undened states are assigned a "don't-care"
value represented by the letter 'd'.
In Fig. 4.1 the Karnaugh maps for the outputs (S0, S1 and S2) and the next state (Y0,
Y1 and Y2) are extracted from Table 4.2. It is simple to obtain the boolean equations for
S0, S1 and S2 from their Karnaugh maps. This is not the case for Y0, Y1 and Y2 since their
Karnaugh maps are much larger. With the help of a Karnaugh map minimizer software [18]
the following boolean equation are obtained:
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S0 = y0  y1  y2
S1 = y0  y1
S2 = y2  (y0 + y1)
Y0 =VA  y1 + VA  y2 + y1  y2 + VB
Y1 =VA  y0 + VA  y1 + y0  y1 + VB
Y2 =VA  y0 + VA  y1  y2 + VB
(4.1)
With these equations, the Asynchronous Controller digital circuit is implemented (Fig. 4.2).
Note that an additional buering stage was added in the circuit of the Asynchronous Con-
troller to keep the transition in the digital signals fast. This helps to reduce short-circuit
currents in the logic gates and reduce the average power consumption.
4.2 Signal Router Circuits
The signal router block, shown in Fig. 3.3, is the circuit that delivers driving signals
to the gates of the switches in the SC network (Fig. 3.2). According to signals T1 and T2,
appropriate drive signals are routed to switches (G1,G2,...,G11) providing a conversion ratio
of 1, 2
3
or 1
3
. The routing is done by a group of 4-to-1 multiplexers. Since there are 11 switches
in the netwrok, 11 multiplexers are used. Table 4.3 lists the input and output of each of the
multiplexers depending on the signals T1 and T2.
In addition to choosing the conversion ratio, the signal router can turn additional switches
ON when the Support signal is high. Recall that the Support signal is issued by the mode
detector to increase the size of the switches when needed. In Fig. 3.3, switches controlled
by G2, G7 and G9 consist of two sets of switches. One set does not depend on the Support
signal, while the other does. The circuit which enables the additional switches as well as the
conguration of the additional switches are shown in Fig. 4.3. Note that the enabling of
these switches is done by a simple NAND gate. When the Support signal is low, the output
(GX add) is low and the additional switches are OFF. On the other hand, When Support is
high, the NAND gate will pass the drive signal (GX) to the additional switches.
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Figure 4.1 Asynchronous Controller Karnaugh maps extracted form the excitation table for:
(a) the outputs (S0, S1 and S2), (b) next states (Y0, Y1 and Y2).
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Figure 4.2 The full digital circuit of the Asynchronous Controller block that appears in Fig
3.1.
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Table 4.3 The signal router's output for each switch in the SC netwrok according to the
conversion ratio needed (set by T1 and T2).  is one of the drive signals, either S1 or S2 in
the Asynchronous Drive Mode, or the clock signals (CLK and CLK) in the Synchronous
Drive Mode.
T1T2 00 01 10 11
Conversion Ratio (M) 1/3 2/3 1 Deactivated
Switch Control Signal (output of MUX) Drive Signal (input of MUX)
G1    GND
G2    GND
G3   Vdd GND
G4   GND GND
G5 GND GND  GND
G6 GND  GND GND
G7  GND  GND
G8   GND GND
G9    GND
G10 GND GND  GND
G11   Vdd GND
4.3 Mode Selector Circuits
Just like the Signal Router, the Mode Selector is based on multiplexers. However, since
these signals are the drive signals, the non overlapping criteria has to be ensured. The
generation of the complementary signals for S1 and S2 are done within the Mode Selector.
Fig. 4.4 shows the circuits of the Mode Selector. The multiplexers output depends on
the Decision signal. When the Decision signal is low, the Mode Selector will forward the
signals S0, S1 and S2 (with their non-overlapping compliments) to the SC DC-DC converters
network, putting it in Asynchronous Drive Mode. Otherwise, when the Decision signal is
high, the Mode Selector forwards the clock signals (CLK and CLK) making the SC DC-DC
converter operate in Synchronous Drive Mode. Notice that in the Synchronous Drive Mode
the two converters inside the SC DC-DC converters network are time interleaved and the
direct switch is deactivated (see Fig. 3.2).
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Figure 4.3 The enabling circuit within the Signal Router. When Support signal is low
GX add = GND. When Support signal is high GX add = GX .
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Figure 4.4 The Mode Selector circuit consisting of multiplexers and non-overlapping signal
generators.
4.4 Dual-Threshold Comparator Design
As was shown in Fig 3.1, a dual threshold comparator is used in the structure of the
converter to establish a feedback from the output to the controller. The comparator that
was used for this converter is shown in Fig. 4.5. Since the operation of the controller
needs two thresholds, two comparators would normally be used. However, to save on power
consumption and area, we alternatively used a dual threshold comparator. The latter is
based on an OTA and current mirrors. This was inspired by the work done in [16].
51
W=1u
L =1u
M8
nfet
W=20u
L =0.8u
M6
nfet
W=20u
L =0.8u
M7
nfet
W=2u
L =2u
M11
nfet
W=5u
L =1u
M10
nfet
W=1u
L =4u
M9
nfet
W=1u
L =1u
M3
pfet
W=1u
L =1u
M4
pfet
W=2u
L =2u
M5
pfet
W=5u
L =1u
M2
pfet
W=3u
L =1u
M1
pfet
Vdd
Vbias
Vaim Vout
V*A V*B
(From the DC-DC
converter)
Figure 4.5 The dual threshold comparator based on OTA and 3 current mirrors. V A and V

B
are the unbuered outputs of the comparator.
The comparator operates as follows. M8 works as a current source that biases the rest
of the comparator. The dierential pair M6 and M7 will take the output of the converter
(Vout) and compare it with the reference voltage (Vaim). Vaim is the desired output voltage of
the DC-DC converter. It can be provided by a voltage divider or a DAC. The result of the
comparison will drive a current in one of the branches of the dierential pair. The current
is then conveyed to M2 and M10. The dierence between the drain currents of M2 and M10
will either pull up V A to Vdd (1:2V ) or sink it to ground. The transistors M2 and M10 are
sized such that V A = 0:6 when Vout = Vaim. By changing the sizes of the output transistors,
the threshold can be shifted. M1 and M9 are sized so that their currents will results in a
threshold lower than the rst one. In this design, V B is produced at a threshold lower than
V A by 60mV . To generate VA and VB, which trigger the Asynchronous controller, V

A and
V B are buered with a couple of inverters.
This comparator is still a prototype and was not fully optimized. Yet, it provides good
results. Fig. 4.6 presents the DC analysis simulation results of the comparator shown in
Fig. 4.5. The sweep is done with Vbias = 0:2V and Vaim = 0:6V . The results in Fig. 4.6(a)
shows the generation of both V A and V

B. The rst threshold is measured at 599:2mV while
the lower threshold is at 541:1mV . In post-layout simulations (PLS), the thresholds are at
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Figure 4.6 The results of the DC analysis of the comparator: (a) Show the input-outputs
voltage characteristic, (b) Shows the comparator drain currents Vs input voltage character-
istics.
596:3mV and 538:7mV . As for the power consumption, this comparator has a low power
consumption. Fig. 4.6(b) shows the current in each branch of the comparator, as well as the
total current consumed. The maximum power consumption for this comparator is 2:4W
and it occurs when Vout = Vaim. The measurement of the chip showed that the comparator
is aected by the noise on the output when the voltage output ripple is lower than 14mV
and it still needs improvements.
4.5 Additional Measurement Results
4.5.1 Transition Between Driving Modes
In this section, a brief look on the transition between the two modes of operation (ADM
and SDM) is discussed. When the loading current exceeds the limits, Vout will drop and the
pattern in the drive signals S0, S1 and S2 starts to change. This change is detected by the
Mode Detector which issues the Support signal to add additional switches. If the activation
of the additional switches was not enough, Vout will drop again making the Decision signal
becomes high. Once the Decision signal is issued, the Mode Selector will switch the converter
to SDM. Fig. 4.7 shows PLS of the transition from ADM to SDM along with the drive signals
from the Asynchronous Controller and Mode Detector. The frequency of the clock signal used
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Figure 4.7 The transition from Asynchronous to Synchronous Drive Mode when the load
exceeds the limit.
to drive the converters in the SDM is 4MHz.
Going back to ADM is done by reseting the Mode Detector. Issuing the Reset signal is
currently manual, but can be automated in various fashions. It is better to leave the issue
of reseting the Mode Detector open for the system-level designer since the best strategy for
reseting the Mode Detector depends on the nature of the load. Nevertheless, one simple
solution for automating the rest could be achieved by counting the pulses of the clock signals
in SDM and reseting to ADM after a certain number of pulses. It is important to remember
that the SDM is a back-up mode which would be rarely activated.
4.5.2 Additional Eciency Results
Additional eciency characterization in simulation, post-layout simulation and experi-
mental measurements are shown in Figs. 4.8, 4.9 and 4.10 respectively. The eect of the
parasitics can be clearly seen when comparing the gures of circuit simulation against the
post-layout simulation. par in the simulation results almost overlaps with the lin at Vout
equal to 1V and 0:6V . While in the post-layout results at the same Vout shows how the
parasitics starts to aect par.
Figs. 4.10(a)-(c) are additional experimental results at output voltages other the ones
previously presented in Fig. 3.10. In these gures, the voltage levels at which the eciency
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Figure 4.8 Eciency simulation results versus the load current at (a) Vout = 1V , (b) Vout =
0:6V , (c) Vout = 0:35V . The three types of eciency dened in section 3.3 are shown.
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Figure 4.9 Eciency PLS versus the load current at (a) Vout = 1V , (b) Vout = 0:6V , (c)
Vout = 0:35V . The three types of eciency dened in section 3.3 are shown.
was measured were very close to the no load voltage. This made the output ripple very
small. In addition, the feed-through noise on the pads became signicant and started to
trigger the comparator, which made it almost impossible to measure the eciency at higher
loading currents. Furthermore, some part of the drop in eciency is due to leakages in the
ESD protection of the power pads. Theoretically, according to the data sheets of IBM-PDK
0:13m technology, these leakages should be around 1:3A per power pad protection circuit.
Experimentally, the leakage on an ESD protection for the power pad was measured to be
1:5A. Since ideally this SC DC-DC converter should be implemented with other circuits on
the same chip, these leakages should not be considered part of the design. Also, since the
chip was designed for testing, several power pads are used, which makes the losses multiply
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Figure 4.10 Additional eciency experimental results versus the load current at (a )Vout =
1:1V , (b) Vout = 0:7V , (c) Vout = 0:38V . The three types of eciency dened in section 3.3
are shown.
by the number of power pads (6 power pads). Nonetheless, we would like to mention that all
the eciency experimental results provided in this thesis include the losses due to leakages
in only the input ESD power pad.
4.5.3 Additional Output Voltage Measurements
Additional output measurements in Fig. 4.11 show the settling time while the converter
is loaded with a 100pF capacitance and 10k
 resistance. The converter output takes 1:3s
to settle to 0:35V and 468ns to settle to 0:64V . The settling time of the rst case is longer
due to the overshoot in the output voltage. The overshoot is a result of the large size of the
direct switch and the delay in the control loop. The direct switch was sized to be able to
charge the output capacitor to the highest voltage (1:1V ) at the worst case load (250A).
The size selected for all the switches in the SC DC-DC converter including the direct switch
is W=L = 50m=0:5m.
As we explained earlier in chapter 3.4, the back-up mode (Synchronous Drive Mode) is
implemented to reduce the ripple in the output voltage when the load exceeds the limits.
Fig. 4.12 shows that if the load exceeds the limits while the Mode Detector is deactivated,
the ripple in the output voltage can be between 0:2V and 0:3V . Remember that exceeding
the maximum current is an exceptional case that should not happen frequently.
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(a) (b)
Figure 4.11 Additional measurements of the output voltage of the converter while loaded
with 10k
 and 100pF : (a) Vout going from 0V to 0:35V in 1:36s, (b) Vout going from 0V to
0:64V in 468ns.
(a) (b) (c)
Figure 4.12 Output voltage when the load current exceeds the limits while the Mode Detector
is deactivated: (a) when the converter is using a conversion ratio of M = 1=3 the ripple is
304mV , (b) when the converter is using a conversion ratio of M = 2=3 the ripple is 200V ,
(c) when the converter is using a conversion ratio of M = 1 the ripple is 196mV
4.5.4 Output Ripple Measurements
In the proposed design, the output voltage ripple (Vout) is inversely proportional to the
load current. Since the controller does not limit the overshoot of the output voltage, Vout
can have dierent values according to the loading conditions. Also, as Vout gets lower than
VNL, which is the maximum output voltage for a given conversion ratio, Vout increases.
Moreover, as in all SC DC-DC converters, the Vout also depends on the load capacitance.
Fig. 4.13 shows the measurement of Vout at dierent conversion ratios and dierent output
voltages. The load capacitor used for these measurements is 100pF and the output ripple is
in the range of 12mV to 158mV .
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Figure 4.13 Measurement of the output voltage ripple (Vout) versus the loading current at
dierent conversion ratios (M): (a) M = 1, (b) M = 2=3, (c) M = 1=3.
During chip testing, we observed that Vout becomes higher once the additional switches
are ON (For example at point P1 in Fig. 4.13(b)). This is because the path for charging
the load capacitor has a higher resistance with smaller output switches. Hence, the rate at
which the output is charged from the SC DC-DC converters is reduced, thus decreasing the
overshoot (i.e. less Vout). This can be considered as another advantage of adaptively sizing
of the switches according to the load current.
4.6 Layout Precautions and Recommendations
In the process of implementing the proposed design on chip, certain layout rules were
followed to ensure a fully functional chip. This section recommends important rules for
layout that can protect the implemented circuits from damage or malfunction.
4.6.1 Layout Protective Structures
When starting the layout process, the designer should be familiar with the precaution
that should be followed and the protective structures that can be used to minimize unwanted
eects. The main causes for chip failures are latch-up, electromigration and oating gate
eect. we will present each of these problems and the methods to avoid them. Note that the
IBM CMOS 0:13m technology used to fabricate this design is a n-well process. This means
that the wafer substrate is a p-type. Thus all the presented precautions and recommendation
are for a n-well process.
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Latch-up: One of the well-known problems with fabricated chips is latch-up. It occurs
when an parasitic junction diode is forward biased and it changes the expected behavior
of CMOS transistors. To avoid this problem on the schematic level of the circuit design,
the bulk of a NMOS transistor is always connected to the lowest possible voltage, while the
bulk of a PMOS transistor is connected to the highest voltage. Throughout this section
we will assume that the lowest voltage possible is the ground (GND) while the highest is
VDD. On the layout level, a substrate contact (p
+-well over substrate) is used to form the
bulk connection of a NMOS transistor while a n-well contact (n+-well over n-well) is used
to form the bulk of a PMOS transistor. As in the schematic design, the bulk of a NMOS is
connected to GND while the bulk of a PMOS is connected to VDD. To pass a design rule
check (DRC) for the layout, one bulk connection near each transistor is sucient. However,
this does not guarantee that latch-up will not occur. The best way to guard against latch-up
is to surround the transistor with the bulk; this forms what is known as a guard-ring. For a
NMOS, this means a substrate contact will be built around it while keeping a small gap to
pass connections to the gate, drain and source of the transistor. This guard-ring will ensure
that the substrate around the NMOS transistor is kept at GND. In the case of PMOS, a
double guard-ring will be built. One guard-ring will be formed inside the n-well of the PMOS
transistor (using n-well contacts) and connected to VDD. This prevents the parasitic junction
diodes inside the PMOS from activating. The other guard-ring is a substrate contact that is
built around the n-well of the PMOS and is connected to GND. This makes the parasitic
diode between the n-well of a PMOS and the substrate reverse biased.
Electromigration: Nowadays, the technology used to fabricate CMOS circuits uses very
thin wires of metal to build the internal connections between circuits. As a result, the designer
should be careful of how much current is going through these wires. Overloading thin wires
with current causes metal electromigration. This eect results in metal deformation and
changes the conductor dimensions. This creates spots of higher resistance in the wires which
can cause the circuit to fail. It can also make metals next to each other fuse together creating
short-circuit connections. To avoid electromigration, wires should be sized according to metal
migration current density threshold and the expected current going through them. The metal
migration current density threshold can be found in the documentation of the process. Taking
a 10% additional safety margin is recommended in this case.
Floating gate eect: Implementing CMOS circuit on a silicon wafer is done through
many stages [4]. During these stages, it is necessary to protect the circuit component from
damage. Stages like reactive ion etching (RIE) or plasma deposition can accumulate charge
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on transistor gates and capacitors. The oxide used in these part of the circuit is very thin
and will break if enough potential is built around it. Damage to the gate oxide leads to
shifts in the threshold voltage of a transistor and can have drastic eects on the fabricated
circuits. The thin oxide can be protected by providing an alternative discharge path for
the accumulated charge. The discharge path is created with an inversely connected diode
between the gate or capacitance plate and the substrate. This diode is known as a tie-down
diode. At wafer processing temperatures, the tie-down diode is suciently conductive to
prevent charge up, while at normal temperatures it is considered as an open-circuit. Notice
that in an NMOS transistors, the drain or source can be considered as a tie-down diode since
they are built as a n+-well over the substrate. Thus, connecting a gate to a drain/source of
a NMOS transistor is enough to protect against oating gate eects. Using tie-down diodes
are also recommended for pads and n-wells.
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Chapter 5
General Discussion
This chapter provides a general discussion about the results of this master thesis. Also,
it includes an analysis of the advantages and drawbacks of the proposed design. We have
implemented a fully-integrated SC DC-DC converter with an asynchronous control that reg-
ulates an output voltage within a range of 0:3V to 1:1V from an input voltage of 1:2V . By
adjusting the operating frequency according to the loading conditions, the proposed converter
is able to enhance the overall conversion eciency by minimizing the switching and control
energy losses. Using adjustable conversion ratios, the converter maintains good eciency at
low output voltages and reduces the output ripple. Further enhancement of the conversion
eciency at light loads is done by using an adjustable switch sizes in the SC DC-DC con-
verter. This adjustment of the switch sizes is done using a circuit that detects the change
in the pattern of the signals of the asynchronous control. Finally, to ensure robustness of
the converter under unexpected loading conditions, the converter is equipped with a backup
synchronous mode.
Maximizing the conversion eciency at a low voltage range while minimizing the area of
the design is the top priority of this work. This drove us to minimize the switching frequencies
and the size of the capacitors used leading to an increase in the output ripple. Hence, in
this work, we traded a better eciency and lower implementation area for an increase in the
output ripple.
The eciency gures (Figs. 3.10, 4.8, 4.9 and 4.10 ) that were presented in chapters 3 and
4 show that the overall conversion eciency achieved by the converter over a range of 1W
to 230W of load power and a range of 0:3V to 1:1V of output voltage is between 30% to
80%. Although an eciency of 30% might seem low, the level of power lost is small because
the output power in that case is very low. From these gures, we can also see the advantages
of the adopted asynchronous control. By reducing the drive signal frequency as the load
decreases, the switching losses are minimized and the eciency is improved. Moreover, due
to the asynchronous nature of the control, the power consumed by the controller circuit
also scales with the load. Note that the power consumed by the controller cannot reduce
indenitely, but rather it will reach a minimum when the switching stops, which is the static
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power consumption of the controller.
Unfortunately, this reduction of the operating frequency to enhance the eciency leads to
an increase in the output voltage ripple. By operating the output voltage near the maximum
output voltage of a topology, the ripple can be reduced. Thus, one solution to reduce the
output voltage ripple is to use more conversion ratios. Of course, this will also lead to a
more complex design. Moreover, in section 4.5.4 of this thesis, we presented the relationship
between the output voltage ripple and the load. One of the conclusions of that section was
that the output voltage ripple can be reduced by using smaller switches at light loads. This is
an attractive method since it also enhances the eciency of the converter. Another solution
for loads that are very sensitive to voltage ripple is to add a low dropout regulator (LDO)
between the load and the SC DC-DC converter [6, 32]. The disadvantage of this solution
is the additional power consumed by the LDO. The value of the capacitance used in the
converter can also aect the output ripple. Using a bigger output capacitor reduces the
output ripple. This is not very convenient in our case because we are trying to minimize the
area occupied by the converter.
Charging the output capacitor at start-up is done through the direct switch (shown in Fig.
3.2). This gave the converter a fast transient response when going from a lower voltage to
a higher one. The direct switch was sized to be able to charge the output capacitor to the
highest voltage (1:1V ) at the worst case load (250A). This choice leads to a bigger initial
overshoot when charging at lower output voltages. A better approach is to adjust the size of
the direct switch according to the conversion ratio. By having a smaller size for the direct
switch at lower voltages, the overshoot that is seen in Figs. 4.11 and 4.12 can be reduced.
In general, there are additional advantages to the adopted asynchronous control. Firstly,
since the controller is not based on a constant running clock, its power consumption scales
proportionally with the load. Secondly, since the controller is driven by events rather than
by a clock, it is more robust to process variations. Meaning that the frequency of the drive
signals will be adapted automatically to any process variation aecting the sizes of capacitors
or switches. Moreover, the designer does not have to manually search for the appropriate
operating frequency for the selected sizes of capacitors and switches. Instead, the sizes
of the components will be based only on the maximum load and output ripple targeted.
Thirdly, unlike other clock based controls, the asynchronous control does not limit itself to
a maximum nor a minimum frequency. Note that the minimum frequency is zero, and the
maximum frequency depends of the size of the components of the converter and the topology
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used. On the other hand, the main disadvantage of the proposed control method is that it
does not limit the output voltage ripple.
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Chapter 6
Conclusion
The importance of low-power circuit techniques in portable devices and biomedical im-
plants drove researchers to develop new design methods of reducing the power consumption
of these devices. Dynamic voltage scaling (DVS) is one of the famous methods of reducing
power consumption of CMOS circuitry. To apply this technique, DC-DC converters with ad-
justable output voltage are used. For that purpose, we have designed a SC DC-DC converter
that is appropriate for such applications.
One of the challenges that faces SC DC-DC converters is the low conversion eciency at
light loads. In this work, we have demonstrated an approach for ecient power delivery
in ultra-low-power devices using SC DC-DC converters. One of the criteria for ecient
power delivery in SC DC-DC converters under light loads is the adjustment of the switching
frequency according to the loading conditions. By switching only when required, a SC DC-
DC converter reduces the switching power losses. In contrast to the methods that were
developed previously in this eld, we proposed an asynchronous control strategy that would
not only minimize the switching power losses, but also free the converter from its dependence
on a constant frequency clock, and thus reduce the dynamic power losses in the controller.
A special structure of SC DC-DC converters was built to match this control method.
To apply the DVS technique, the converter should be able to change the output voltage
as needed. After reviewing the basics of the SC DC-DC converters, we have shown that a
SC DC-DC converter should use dierent conversion ratios under dierent output voltages
to maximize the conversion eciency. The proposed design used three dierent topologies to
realize three dierent conversion ratios. On the other hand, to further reduce the switching
power loss in the converter, a smart detection technique was developed to adjust the size of
the switches according to the load current. The developed technique, applied in the Mode
Detector block, was shown to be very exible and simple. Additionally, the adaptive sizing
of the switches has also helped to reduce the output ripple of the proposed converter.
To make the converter more robust, we included a backup mode. If the load current, for
any reason, exceeded the designed limits, the Mode Selector block will switch the converter
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to synchronous operation. In this mode, a clock generator is enabled to drive the converter.
The detection process of exceeding the maximum current is done by the Mode Detector.
Moreover, design details and results were provided for each block of the structure. The
digital circuit for the asynchronous controller along with the state ow diagram and the
state table were presented. The Mode Detector and the Mode Selector were explained and
demonstrated to be functional in switching the converter from the Asynchronous Drive Mode
(ADM) to the Synchronous Drive Mode (SDM). Finally, the design and analysis of a low
power dual-threshold comparator suitable for this converter was provided.
6.1 Achieved Results
In this thesis, we have designed and demonstrated a fully-integrated SC DC-DC converter
structure capable of supporting ultra-low-power systems with an adjustable output voltage
while running asynchronously. This design was implemented in 0:13m CMOS technology.
It occupied an area of 0:52mm2 including the on-chip MIM-capacitors. The structure with
the pads and ESD protections was fabricated on a 1:5 1:5mm2 chip. The clock generator,
however, was not included in the chip. A total of 350pF on chip capacitance was used
to achieve an maximum output current of 240A. The maximum output current can be
increased by increasing the sizes of the capacitors. The proposed converter was able to
produce an output voltage in the range of 300mV to 1:1V with an input power supply of
1:2V . The maximum eciency measure under dierent loads and output voltages ranges
from 80 to 30%. The proposed converter features a fast transient response and a reasonable
output voltage ripple under various output voltages.
6.2 Limitations and Future Improvements
The proposed converter still has room for improvements. The comparator presented in
this work suered from issues with noise when the chip was tested. As the output voltage
reaches the maximum voltage of the converter at a given conversion ratio, the output ripple
decreases and the noise starts to dominate. High peaks of noise start to trigger the compara-
tor, which leads to unnecessary switching and irregularities in the operating frequency. This
could be avoided by adopting a hysteresis comparator approach.
Moreover, in this work, we have demonstrated the eect of increasing the size of switches
on demand. This was done by dividing the output switches to only two sets, where one of
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these sets can be enabled or disabled. The eciency and output voltage ripple at extremely
light loads can be enhanced if the output switches were divided into more than two sets.
Likewise, a similar approach could be adopted for the direct switch to reduce the overshoot
at start up.
Finally, some aspects of this converter can be improved by being automated. As mentioned
earlier in chapter 3, going back from Synchronous Drive Mode (SDM) to the Asynchronous
Drive Mode (ADM) is done by resetting the Mode Detector. This is currently done manually
but can be automated in various ways. One method is by adding a counter that counts a
number of clock pulse generated then reset the Mode Detector. Additionally, the setting
of the conversion ratio can also be automated with the use of analog to digitalconverters
(ADCs). Depending on the value of Vaim, a digital circuit can be constructed to set the
values of T1 and T2.
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Appendix A
Derivation Of The Linear Eciency of
SC DC-DC converters
An interesting information can be obtained when trying to calculate the eciency of
charging a capacitor from a DC supply. The circuit shown in Fig. A.1 helps to visualize the
following calculations. When a capacitor with a capacitance C is charge to a voltage Vin, the
amount of charge (Q) on the capacitor is given by the famous equation:
Q = C  Vin (A.1)
The energy on a parallel plate capacitor is dened as:
dEcap = Vindq =
q
C
dq (A.2)
Ecap =
Z Q
0
q
C
dq =
Q2
2C
(A.3)
Ecap =
1
2
C  V 2in (A.4)
On the other hand, the energy that is supplied by the power source is:
Esupply = Q  Vin = C  V 2in (A.5)
From the equation A.4 and A.5, the eciency of charging a capacitor from a DC supply
is:
 =
1
2
C  V 2in
C  V 2in
 100 = 50% (A.6)
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Figure A.1 Charging a capacitor from a DC supply (e.g. battery)
Notice here that capacitor stores only half of the energy supplied to it, regardless of the
resistance of the charging path. The result would be the same if a resistor was included in
the circuit, since this would not prevent the capacitor from accumulating the same charge,
and thus, the energy stored is the same.
In SC DC-DC converters, the capacitor is partially charged and discharged. Assuming
that the capacitor is charged to a voltage level of Vmax and then discharged a voltage level
of Vmin. The energy supplied by the power source in this case is:
Esupply = Q  Vin = C(Vmax   Vmin)  Vin (A.7)
where as the part of that supply's energy that is stored by the capacitor is:
Ecap =
1
2
C  V 2max  
1
2
C  V 2min =
1
2
C(V 2max   V 2min) (A.8)
From equation A.7 and A.8 the eciency becomes
 =
1
2
C(V 2max   V 2min)
C(Vmax   Vmin)Vin  100
=
(Vmax + Vmin)=2
Vin
 100
=
Vout avg
V in
 100
(A.9)
Therefore, from equation A.9, the eciency of a SC DC-DC converter depends only on
average value of the output voltage over the input voltage. Again, the resistance of the
charging path does not contribute to eciency of the conversion.
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To derive the eciency of the SC DC-DC converter in Fig. 2.1 we dene Vout max as
the maximum output voltage that each of the two capacitors acquire before connecting in
parallel with the load. Where as Vout min is the minimum output voltage that each the two
capacitors discharge to before connecting back in series with the source. In this case, the
energy supplied by the source is:
Esupply = Q  Vin = C
2
(2Vout max  2Vout min)  Vin = C(Vout max  Vout min)  Vin (A.10)
and the energy acquired in each capacitor (or the energy delivered to the load from each
capacitor) is:
Ecap =
1
2
C  V 2out max  
1
2
C  V 2out min =
1
2
C(V 2out max   V 2out min) (A.11)
From equation A.10 and A.11 the eciency of a two capacitor series-parallel SC DC-DC
converter is the following:
 =
2 (1
2
C(V 2out max   V 2out min))
C(Vout max   Vout min)Vin  100
=
(Vout max + Vout min)
Vin
 100
= 2 Vout avg
Vin
 100
(A.12)
where Vout avg  Vin=2. Comparing equation A.9 and A.12, we nd that the eciency of this
converter was multiplied by a factor of 2. This term appeared in the equation because the
topology of the converter in Fig. 2.1 has a conversion ratio of M = 1
2
. The result of the last
equation can be generalized for any SC DC-DC converter with a conversion ratio M :
lin =
1
M
Vout
Vin
(A.13)
This term of eciency is called the linear eciency and is considered as the maximum
eciency that a SC DC-DC converter can have for a given Vout, Vin and a conversion ratio
M [21, 29].
